Design and Simulation of Cryogenic Test Circuits

by

Kyle Vickers Owen

A thesis submitted to the Graduate Faculty of
Auburn University
in partial fulfillment of the
requirements for the Degree of
Master of Science

Auburn, Alabama
August 6, 2016

Keywords: electronics, integrated circuit, ring oscillator, multiply-accumulate, SRAM

Copyright 2016 by Kyle Vickers Owen

Approved by

Michael C. Hamilton, Chair, Associate Professor of Electrical and Computer Engineering
Mark L. Adams, Assistant Professor of Electrical and Computer Engineering
Victor P. Nelson, Professor of Electrical and Computer Engineering
Charles D. Ellis, Research Associate
Abstract

New technologies are being introduced in anticipation of the end of Moore’s Law, such as quantum computing, in hopes that the speed gains from the different topologies will offset the increase in size of the devices. Fast digital logic families have also evolved, including reciprocal quantum logic, rapid single flux quantum logic, and several more, that operate using quantum effects while being founded on conventional digital logic. One main issue with these logic families, and quantum computing for that matter, is their reliance on cryogenic temperatures to operate. Though these logic families are viable technologies, they are not very efficient in terms of data throughput unless the bandwidth in and out of the cryogenic dewar is sufficiently high. This requires high speed level shifters and generally protocol translators, such as serializer/deserializers, in order to interface to current generation digital logic. Thus, there is much interest in the operation of currently available low power CMOS circuits at cryogenic and near-cryogenic temperatures. Test circuits in a variety of current generation CMOS processes have been designed and simulated, in hopes to show functioning circuits at cryogenic temperatures. Test circuits range from simple ring oscillators to static and dynamic memory structures to more complicated synthesized ALU-like circuits, such as a multiply-accumulate unit.
Acknowledgments

I would like to thank Dr. Michael Hamilton for his encouragement and guidance as my professor, advisor, and mentor during the past two years.

I would also like to thank Dr. Charles Ellis for his several years of mentoring me in the microfabrication lab and helping me develop a career path that is both rewarding and fun.

I would like to thank Drs. Victor Nelson and Mark Adams for their review of this thesis.

I would like to thank the individuals at Lincoln Laboratory, especially Drs. Peter Grossmann and Phillip Bailey, for their insight into the intricacies of Cadence Virtuoso, Encounter, and other related tools.

I would like to thank my undergraduate research assistants, including SueAnne Griffith, Hunter Burch, Andrew McCrabb, Thomas Seitz, Hayden Burch, Shane Williams, and Robert Christiansen. Their efforts in the research group have been truly invaluable.

I would like to also thank Dr. Thomas Burch and Patti Burch, for helping me stay motivated, and for being my family away from home.

Finally, I am very thankful for my own family, Dr. John Owen, Nancy Owen, and Evan Owen, for their words of encouragement throughout the years, particularly in pursuing higher education.

This thesis is dedicated to my grandmother, Ann Jackson, who has always believed in me, but may not understand most of this thesis.
Table of Contents

Abstract ................................................................. ii
Acknowledgments .......................................................... iii
List of Figures ............................................................ vii
List of Tables ............................................................. ix
List of Abbreviations ....................................................... x
1 Introduction ............................................................... 1
2 Ring Oscillators .......................................................... 3
  2.1 Background .......................................................... 3
  2.2 32 nm Ring Oscillators .............................................. 5
    2.2.1 Schematic ....................................................... 6
    2.2.2 Layout .......................................................... 7
    2.2.3 DRC and LVS ................................................... 9
    2.2.4 Parasitic Extraction .......................................... 10
  2.3 90 nm Ring Oscillators ............................................ 12
    2.3.1 Schematic ....................................................... 12
    2.3.2 Layout .......................................................... 14
    2.3.3 DRC and LVS ................................................... 18
    2.3.4 Parasitic Extraction .......................................... 18
3 32-bit Multiply-Accumulate Unit ..................................... 20
  3.1 Background .......................................................... 20
  3.2 Hardware Description Language .................................. 20
  3.3 Simulation ........................................................... 20
  3.4 Layout ............................................................... 21
<table>
<thead>
<tr>
<th>Section</th>
<th>Title</th>
<th>Page</th>
</tr>
</thead>
<tbody>
<tr>
<td>3.5</td>
<td>DRC and LVS</td>
<td>23</td>
</tr>
<tr>
<td>4</td>
<td>Static Random Access Memory</td>
<td>24</td>
</tr>
<tr>
<td>4.1</td>
<td>Background</td>
<td>24</td>
</tr>
<tr>
<td>4.2</td>
<td>Schematic</td>
<td>25</td>
</tr>
<tr>
<td>4.3</td>
<td>Simulation</td>
<td>29</td>
</tr>
<tr>
<td>4.4</td>
<td>Layout</td>
<td>32</td>
</tr>
<tr>
<td>4.5</td>
<td>DRC and LVS</td>
<td>33</td>
</tr>
<tr>
<td>5</td>
<td>Conclusion and Future Work</td>
<td>34</td>
</tr>
<tr>
<td>5.1</td>
<td>Conclusion</td>
<td>34</td>
</tr>
<tr>
<td>5.2</td>
<td>Future Work</td>
<td>34</td>
</tr>
<tr>
<td></td>
<td>Bibliography</td>
<td>35</td>
</tr>
<tr>
<td></td>
<td>Appendices</td>
<td>36</td>
</tr>
<tr>
<td>A</td>
<td>MATLAB Code</td>
<td>37</td>
</tr>
<tr>
<td>A.1</td>
<td>SRAM Static Noise Margin Analysis</td>
<td>37</td>
</tr>
<tr>
<td>A.1.1</td>
<td>Parser</td>
<td>37</td>
</tr>
<tr>
<td>A.1.2</td>
<td>Grapher</td>
<td>39</td>
</tr>
<tr>
<td>A.1.3</td>
<td>Analyzer</td>
<td>40</td>
</tr>
<tr>
<td>A.1.4</td>
<td>Inscribed Square - Read</td>
<td>41</td>
</tr>
<tr>
<td>A.1.5</td>
<td>Inscribed Square - Write</td>
<td>42</td>
</tr>
<tr>
<td>B</td>
<td>IC Manage Tutorial</td>
<td>44</td>
</tr>
<tr>
<td>B.1</td>
<td>Adding a new user</td>
<td>45</td>
</tr>
<tr>
<td>B.2</td>
<td>Adding a new PDK project</td>
<td>48</td>
</tr>
<tr>
<td>B.3</td>
<td>Add variant to existing project</td>
<td>51</td>
</tr>
<tr>
<td>B.4</td>
<td>Add libraries to existing variant</td>
<td>55</td>
</tr>
<tr>
<td>B.5</td>
<td>Adding unmanaged libraries</td>
<td>59</td>
</tr>
<tr>
<td>B.6</td>
<td>Adding a new workspace</td>
<td>62</td>
</tr>
<tr>
<td>B.7</td>
<td>Adding library properties</td>
<td>65</td>
</tr>
</tbody>
</table>
List of Figures

<table>
<thead>
<tr>
<th>Figure</th>
<th>Description</th>
<th>Page</th>
</tr>
</thead>
<tbody>
<tr>
<td>2.1</td>
<td>One of sixteen ROs in the 32 nm core.</td>
<td>6</td>
</tr>
<tr>
<td>2.2</td>
<td>The completed 16-RO chip.</td>
<td>7</td>
</tr>
<tr>
<td>2.3</td>
<td>The completed 16-RO core.</td>
<td>8</td>
</tr>
<tr>
<td>2.4</td>
<td>A single RO with schematic overlay.</td>
<td>9</td>
</tr>
<tr>
<td>2.5</td>
<td>A single RO extracted from the core, used for PEX.</td>
<td>10</td>
</tr>
<tr>
<td>2.6</td>
<td>The measured RO frequency vs. PEX frequency from simulation at RT.</td>
<td>11</td>
</tr>
<tr>
<td>2.7</td>
<td>The RO schematic as used for the 90 nm chip.</td>
<td>12</td>
</tr>
<tr>
<td>2.8</td>
<td>The divider schematic as used for the 90 nm chip.</td>
<td>12</td>
</tr>
<tr>
<td>2.9</td>
<td>The completed 90 nm RO chip.</td>
<td>14</td>
</tr>
<tr>
<td>2.10</td>
<td>One of two full speed ROs on the 90 nm chip.</td>
<td>15</td>
</tr>
<tr>
<td>2.11</td>
<td>One of two divided ROs on the 90 nm chip.</td>
<td>16</td>
</tr>
<tr>
<td>2.12</td>
<td>“Plaid” capacitor used for bypass across power rails.</td>
<td>17</td>
</tr>
<tr>
<td>2.13</td>
<td>The 90 nm layout used for PEX.</td>
<td>18</td>
</tr>
<tr>
<td>2.14</td>
<td>Expected frequencies of the 90 nm RO chip at 4.2 K.</td>
<td>19</td>
</tr>
<tr>
<td>3.1</td>
<td>The completed 32 nm 32-bit MAC chip.</td>
<td>21</td>
</tr>
</tbody>
</table>
List of Tables

4.1 Read and Write SNM Summary (0.8 V) ........................................ 31
<table>
<thead>
<tr>
<th>Abbreviation</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>ADE</td>
<td>Analog Design Environment</td>
</tr>
<tr>
<td>BEOL</td>
<td>back end of line</td>
</tr>
<tr>
<td>CDL</td>
<td>circuit design language</td>
</tr>
<tr>
<td>CDS</td>
<td>Cadence Design Systems, Inc.</td>
</tr>
<tr>
<td>CSV</td>
<td>comma-separated values</td>
</tr>
<tr>
<td>DRAM</td>
<td>dynamic random access memory</td>
</tr>
<tr>
<td>DRC</td>
<td>design rule checking</td>
</tr>
<tr>
<td>FD</td>
<td>fully depleted</td>
</tr>
<tr>
<td>FEOL</td>
<td>front end of line</td>
</tr>
<tr>
<td>GDSII</td>
<td>graphical database system, version II</td>
</tr>
<tr>
<td>HVT</td>
<td>high voltage threshold</td>
</tr>
<tr>
<td>IC</td>
<td>integrated circuit</td>
</tr>
<tr>
<td>LFSR</td>
<td>linear feedback shift register</td>
</tr>
<tr>
<td>LVS</td>
<td>layout versus schematic</td>
</tr>
<tr>
<td>LVT</td>
<td>low voltage threshold</td>
</tr>
<tr>
<td>MAC</td>
<td>multiply-accumulate unit</td>
</tr>
<tr>
<td>Abbreviation</td>
<td>Definition</td>
</tr>
<tr>
<td>--------------</td>
<td>---------------------------------</td>
</tr>
<tr>
<td>PCell</td>
<td>parameterized cell</td>
</tr>
<tr>
<td>PD</td>
<td>partially depleted</td>
</tr>
<tr>
<td>PDK</td>
<td>process design kit</td>
</tr>
<tr>
<td>PEX</td>
<td>parasitic extraction</td>
</tr>
<tr>
<td>RO</td>
<td>ring oscillator</td>
</tr>
<tr>
<td>RQL</td>
<td>reciprocal quantum logic</td>
</tr>
<tr>
<td>RSFQ</td>
<td>rapid single flux quantum</td>
</tr>
<tr>
<td>RT</td>
<td>room temperature</td>
</tr>
<tr>
<td>RTL</td>
<td>register-transfer level</td>
</tr>
<tr>
<td>RVT</td>
<td>regular voltage threshold</td>
</tr>
<tr>
<td>SerDes</td>
<td>serializer/deserializer</td>
</tr>
<tr>
<td>SNM</td>
<td>static noise margin</td>
</tr>
<tr>
<td>SOI</td>
<td>silicon on insulator</td>
</tr>
<tr>
<td>SRAM</td>
<td>static random access memory</td>
</tr>
<tr>
<td>SVT</td>
<td>super-high voltage threshold</td>
</tr>
</tbody>
</table>
Chapter 1

Introduction

The state of current-generation electronics is truly staggering. Fifty years ago, the mere thought of having the computational power of every computer in the world combined could not be fathomed. Computers ran at a maximum of 1 MHz, with little hope of parallel processing. Some computers required massive amounts of power, but that was not near as much of a concern as it is nowadays, as many of today’s computers are intended to be battery powered. As technology proceeded to shrink, computers became faster and required less power to the point of even being portable, or perhaps luggable. With the silicon die shrinking further as transistor sizes decrease, cooling the die becomes quite problematic. In some cases, the power dissipated per unit area exceeds 1000 W cm$^{-2}$; more power per unit area than a rocket nozzle. [1] For advanced computing to continue at such a pace, other technologies other than CMOS may need to be considered.

Quantum computing, for instance, relies on a probabilistic approach, versus conventional digital computers which can perform one mathematical operation per CPU at a time. This probabilistic nature requires new algorithms, and even though the processing of some quanta of data is near instantaneous, it requires numerous cycles in order to have some level of certainty of the right answer. Quantum computing relies on storing information in a very low energy state, thus requiring superconducting electronics. To date, no room temperature superconductors exist, and the superconductors that work well for such applications require temperatures below 20 K.

Fortunately, computer scientists can get some of the speed benefits without having to understand and develop completely new algorithms for computing with qubits. Technologies such as RQL, RSFQ, and other quantum-based digital logic families offer very high speeds
but still operate digitally, using ordinary bitwise operations. Thus, conventional computers can be built, even if they don’t use a single silicon transistor. Such technologies rely on superconducting lines and Josephson junctions, which still require cryogenic environments to operate.

Large cryogenic cooling systems are very expensive, and cannot handle significant thermal loads. For example, a fairly standard cryocooler, the SHI RP-082B2, has a heat capacity of 1 W at 4.2 K. [2] This limits the types of devices or the number of devices in the system. If a superconducting device begins to dissipate too much power, even if it’s not too much for the cooling system, the temperature of the die may exceed the critical temperature of the superconducting lines. This would result in a chip that is no longer superconducting. Thus, keeping power dissipation very low is a necessity.

The speed of a cryogenically cooled superconducting computer is limited by the data throughput to and from the computer. High speed coaxial cables add to the thermal load of the system, so these are often kept to a minimum. The pulses used by RQL and RSFQ are extremely small, both in amplitude and time, so level converters must be used. Thus, there is a need for conventional CMOS devices that can operate at relatively low temperatures, perhaps slightly warmer than the rest of the superconducting electronics.

Beyond simple level converters, having other (warmer) CPUs near the superconducting computer would allow for added processing capability by moving more data back and forth between the high speed superconducting computer and the outside world. Superconducting memories have a relatively low density, meaning that the data would need to be swapped fairly often to a slightly slower but larger memory; hence, the need for high density and low power memory structures within the cooling system.

This thesis will cover such test circuits as ring oscillators, a multiply-accumulate unit, and basic SRAM structures. Design information and simulation results are covered. A large appendix provides more information on how these circuits were generated.
Chapter 2
Ring Oscillators

2.1 Background

Ring oscillators are a useful and simple devices for use as “canary” circuits, those that can alert the foundry to problems and variations during the run, as well as providing suitable test structures for characterizing new processes. They are able to provide data, depending on construction, for gate capacitance, overlap capacitance, resistance, and other MOSFET C-V characteristics and general parasitics. Since frequency and power measurements are relatively straightforward, ring oscillators are a suitable choice for designers. The following equations describe other common extracted parameters from ROs. [3]

The number of stages is an odd number, and thus, is represented by \((2\alpha + 1)\), where \(\alpha\) is an integer. \(\alpha\) should be sufficiently high as to average out noise and variations in the manufacturing process.

\[(2\alpha + 1) = \text{number of stages}\]

The stage delay, \(\tau_p\), of an RO is calculated from the RO period, \(T_p\), or the RO frequency, \(f\). The average of the pull-up (\(\tau_{pu}\)) and pull-down (\(\tau_{pd}\)) delay is also equal to the stage delay.

\[
\tau_p = \frac{(\tau_{pu} + \tau_{pd})}{2} = \frac{T_p}{2(2\alpha + 1)} = \frac{1}{2(2\alpha + 1)f}
\]

The switching capacitance per stage, \(C_{sw}\), can be calculated from the current consumed by the switching transistors, the number of stages, the voltage, and RO frequency, as seen below. IDDA represents the measured active current, and IDDQ represents the measured quiescent current.
\[ C_{sw} = \frac{(IDDA - IDDQ)}{(2\alpha + 1)V_{DD}f} \]

From the switching capacitance per stage and stage delay, the switching resistance per stage, \( r_{sw} \), can also be calculated.

\[ r_{sw} = \frac{\tau_p}{C_{sw}} \]

The power per stage, \( P_{sw} \), can be calculated from the voltage and switching current.

\[ P_{sw} = V_{DD}(IDDA - IDDQ) \]

Another parameter useful for characterizing processes is the power-delay product (PDP), also known as the switching energy, which can be calculated by the product of the switching power per stage and the stage delay.

\[ \text{PDP} = \tau_p P_{sw} \]

These extracted parameters provide a good figure of merit to compare processes.
2.2 32 nm Ring Oscillators

Several RO designs have been taped out in a 32 nm process, including a 16-RO design featuring decoding logic to enable exactly one RO, a multiplexer to select the output of the enabled RO, and a divider, to scale down the frequency to allow less expensive test setups to measure the device. Each RO in this configuration has 101 stages.

Twin 6-RO chips have also been taped out, differing only in threshold voltage. Each RO has a separate enable and output pins, and each RO output is divided. Some ROs have 5 stages and others have 199 stages, hoping to yield more insight into reliability testing at the very high frequencies (above 10 GHz) generated by the 5 stage devices.

The 16-RO design will be covered in detail below.
2.2.1 Schematic

The initial core layout was developed from a custom-written Verilog netlist, but subsequent designs proved far easier to develop from schematics. Though the use of Encounter Place and Route can save some time during the layout phase, Encounter does not easily place components in the optimal position. The routing is also highly non-deterministic, so from run to run, the design may look drastically different. This is not suitable for test circuits such as ROs that require parasitic elements per stage to be matched as accurately as possible.

For parasitic extraction, a schematic was generated for a single ring oscillator in the core. Figure 2.1 shows the sample schematic with 101 inverting stages.

![Figure 2.1: One of sixteen ROs in the 32 nm core.](image)

This particular RO is a 101 stage oscillator using 100 4x inverters and a NAND gate for enable, with a 7.5x inverter providing a inverting buffered output. There consists several other devices in the core that have very similar topologies, differing only in threshold voltage and drive strength. The more complicated ring oscillators have load cells between stages to measure other MOSFET parameters, which consist of transistor-based cells with the gates, sources and drains tied in various manners to the power rails, each other, and the input and output of the neighboring inverters.
2.2.2 Layout

The core for the 16-RO chip was generated using an Encounter-based flow, covered in the Chapter 3. This is discouraged for new RO designs for the aforementioned reasons, notably the lack of control of parasitic elements between stages. Once the core was completed, it was manually wired up to the pad frame. Figure 2.2 shows the completed chip.

Figure 2.2: The completed 16-RO chip.
The core, expanded in Figure 2.3, is quite small in comparison to the rest of the chip, and though bypass capacitors are distributed within the core, more could be done to improve the power integrity, perhaps something closer to what was later done with the 90 nm RO chip as covered in Section 2.3.

![Image: The completed 16-RO core.](image)

Within the core, 16 ROs are partially visible, with six at the top, six at the bottom, and two on either side in the middle. The rest of the logic, including a divider, multiplexer, and demultiplexer/decoder, are distributed around the core, but tend to live near the center.
Each RO was constructed using a complex script to create rectangular ROs with a serpentine path. This was in an attempt to reduce parasitics within each RO while still maintaining an Encounter-driven flow. Again, modern RO designs should avoid such a flow to give even more control of such parasitics. Figure 2.4 shows the overlaid schematic on a layout.

2.2.3 DRC and LVS

Design rule checking, as covered in Appendix F, passed at the top level, and the chip was successfully taped out. Layout vs. schematic, as covered in Appendix E, was also performed successfully. However, due to lack of simulation of the divider, it was not determined until the chip was back from fabrication that the divider was held in a state of constant reset, due to the use of a TIEHI cell on the active high reset input, instead of a TIEL0 cell. Simulating would have immediately shown this fault. Thankfully, the chip included a full-speed output, which bypasses the faulty divider entirely, and thus, the chip could still be measured as intended.
It cannot be stressed enough that passing DRC and LVS is not a substitution for a design review, especially without simulation results.

2.2.4 Parasitic Extraction

Parasitic extraction, or PEX, is covered in Appendix G, and was performed after fabrication. A single RO was extracted from the core layout, as running PEX on the entire core proved to be too time consuming and CPU intensive for both PEX and simulation. The single RO took several minutes to extract, and several hours to sweep over a wide voltage range.

![Figure 2.5: A single RO extracted from the core, used for PEX.](image)

As seen in Figure 2.5, the single RO still includes filler cells and partial power rings, in an attempt to capture more of the original construction used within the core. The schematic used for this PEX run can be seen in Figure 2.1. From PEX simulation and actual measurements from the lab, the two were compared.
Figure 2.6: The measured RO frequency vs. PEX frequency from simulation at RT.

As seen in Figure 2.6, the two are markedly similar. This shows that simulating with parasitics can be a very good way of determining if the digital circuit will function as expected in real life. Unfortunately, the PEX models do not work at cryogenic temperatures as the models were not designed to operate over such a wide temperature range, but perhaps in the future, such models can be extracted from test results through testing at cryogenic temperatures.
2.3 90 nm Ring Oscillators

The 90 nm RO chip was constructed differently than the 32 nm RO chip. Instead of 16 ROs tied together with multiplexers, demultiplexers, and dividers, there are four total ROs on the chip. Each RO is composed of 198 inverters and a single NAND gate for enable, with a drive strength of 1x.

2.3.1 Schematic

The RO schematic can be seen in Figure 2.7, which resembles the 32 nm RO with the exception of two inverters feeding the NAND gate, used to create a sharper rise when enabling the device, as well as the lack of an inverting buffer on the full speed output. The output buffer was moved to the divider schematic, but electrically, it is very similar to the previous design.

Figure 2.7: The RO schematic as used for the 90 nm chip.

Figure 2.8: The divider schematic as used for the 90 nm chip.
Two ROs feature the divider, as seen in Figure 2.8, but two others are divider-less. The full speed ROs are still buffered through the same inverting buffer arrangement as seen in the bottom of the divider schematic.

The divider consists of eight D flip-flop stages, each dividing the frequency by two, for a total scale factor of 256. The output frequency of each independent RO is delivered to a pad driver to drive the highly-capacitive pad.
2.3.2 Layout

The layout differs highly from the previous 32 nm RO. Instead of an Encounter-driven flow, every hierarchical layer was captured in both schematic and layout form, and LVS and DRC were used at every level of the hierarchy.

Figure 2.9: The completed 90 nm RO chip.
The completed chip can be seen in Figure 2.9. The four ROs are located near the middle of the chip. They divide the core into 9 separate sections. The blank-appearing places are actually filled with vertical natural capacitors, seen in Figure 2.12. The pad frame uses wider lines for power and ground connections, and thus, the power integrity of this chip would be improved compared to the thinner lines found in the 32 nm version. The separate enable lines allow the chip to be powered but not enabled for static power measurements; this was not possible with the 32 nm chip.

Figure 2.10: One of two full speed ROs on the 90 nm chip.
The layout for the full speed RO, seen in Figure 2.10, shows a power ring for distributing VDD and VSS within the core. Connections are made to the main power rails running horizontally and vertically in green and blue, respectively, through many vias for lower resistance. The buffer at the top left drives a wide line to eventually drive a pad driver.

![Figure 2.11: One of two divided ROs on the 90 nm chip.](image)

The layout for the divided RO, seen in Figure 2.11, is nearly identical to the full speed version, with the exception of the D flip-flops added on top of the main RO.
One improvement to the power integrity of this chip was the introduction of a “plaid” patterned capacitor.

This “plaid” capacitor offers capacitance figures comparable to that of the \texttt{vncap} PCell found within the technology, but offers lower resistance from end to end. Since it distributes power horizontally and vertically on alternating metal layers, it ties in nicely to the main power ring structure set up by the pad frame. This capacitor is also much more voltage tolerant than a traditional MOSFET gate capacitor as the dielectric between metal layers has a higher breakdown voltage than the thin gate oxide of a MOSFET, which is desirable for stress and reliability testing.
2.3.3 DRC and LVS

The design passes DRC with the exception of density rules. As mentioned in the DRC tutorial, failing density rules is acceptable if the manufacturer or aggregator runs their own density fill algorithms, but do not assume this is always the case. The design also passes LVS at the top level.

2.3.4 Parasitic Extraction

For the same reasons mentioned in the 32 nm RO PEX section, a subset of the chip was used for parasitic extraction. The layout can be seen in Figure 2.13.

![Figure 2.13: The 90 nm layout used for PEX.](image)

The PEX layout again incorporates parts of the power ring structure, but does not include bypass capacitance. Since perfect voltage sources are applied to the RO in simulation, bypass capacitors would have little effect on the simulation results. The PEX results were
simulated, as seen in Figure 2.14, but at the moment, no measurements were taken from actual chips since they are in fabrication.

Figure 2.14: Expected frequencies of the 90 nm RO chip at 4.2 K.

The frequencies follow a similar trend as the 32 nm chip, but are a good bit slower due to added gate capacitance from increased transistor size and additional stages.
Chapter 3
32-bit Multiply-Accumulate Unit

3.1 Background

The multiply-accumulate operation is commonly used in digital signal processing. The operation simply takes the product of two numbers and adds it to a third.

\[ A = A + (B \times C) \]

The multiply-accumulate operation, though simple, can be quite complex in digital logic form thanks to carry-lookahead adders and parallel multipliers. This particular MAC unit is a two-phase 32-bit MAC and provides a relatively high activity factor for comparison across technologies.

3.2 Hardware Description Language

This particular design flow required the use of an as-provided behavioral Verilog description of the 32-bit MAC. This was then synthesized into a Verilog netlist of standard cells using a rudimentary script executed by the Cadence Encounter RTL Compiler. The netlists were then turned into a digital core using another script to place and route the design using Cadence Encounter Place and Route. Both scripts can be found in the Encounter tutorial.

3.3 Simulation

Simulation is handled by as-provided test benches written for the Cadence Incisive simulator. This is again covered in detail in the Encounter tutorial.
3.4 Layout

The rest of the layout was accomplished using Cadence Virtuoso. The core was manually placed within a pad frame and was manually routed to the pads. For future work, the width of the wires should be increased to help with power integrity to the core.

Figure 3.1: The completed 32 nm 32-bit MAC chip.
As seen in Figure 3.1, the core is significantly larger than the RO chip. The pad frame itself is rather anemic in that the power rings were not much larger than many of the signal lines and was improved in later 32 nm designs by making the metal lines in the power rings robust.

Figure 3.2: The completed 32 nm 32-bit MAC core.

The core was fully constructed using automated scripting techniques within Cadence Encounter Place and Route. The two halves of the chip are identical except for threshold
version; thus, this chip provides two independent MAC units, but only one can be active at a time.

3.5 DRC and LVS

This chip passed all design rule checks required by the foundry, but LVS was not performed. It was assumed that what Encounter generates would be considered accurate. However, this is a poor assumption. In some cases, LVS can catch missing steps in the automated place and route process. Thus, LVS should still be performed on the core and top level with the assistance of the mixed-input mode that Calibre provides, handling both Verilog and SPICE netlists.
Chapter 4
Static Random Access Memory

4.1 Background

SRAM is of particular interest in cryoelectronics, as memory technologies in alternative electronic systems can be quite large. Conventional SRAM, if made to operate at cryogenic temperatures, is very desirable. By packing more memory into the dewar with the superconducting supercomputer, information can be processed much faster without seeking an external memory system.

Several bit cells, a sense amplifier, precharge, and a write buffer were designed and simulated in a 14 nm technology, with three bit cells and a sense amplifier actually taped out.
4.2 Schematic

One of the first steps in SRAM design is to choose an appropriate inverter and access transistor size for the bit cell. In order to choose, the main figures of merit are size and static noise margin. If the bit cell is too big, the SRAM may not provide the required memory density. However, if the static noise margin of either read or write is too low, the SRAM may simply fail to operate in real-world conditions. Thus, the static noise margin must be analyzed using a butterfly structure. [4]

Figure 4.1: The 14 nm butterfly test schematic.

In Figure 4.1, the read and write SNM analyses were performed simultaneously using ADE. Refer to the simulation section for more information.
Figure 4.2: The 14 nm 3, 2, 2 bit cell schematic.

Three individual bit cells were designed using the same basic schematic, only changing the sizes of each transistor. The 3, 2, 2 bit cell can be seen in Figure 4.2.
A sense amplifier, seen in Figure 4.3, was also designed, simulated and taped out with three of the standard 6T bit cells. This sense amplifier is based on a traditional MOSFET differential amplifier, with an n-type MOSFET for enabling the sense amplifier only during a read to minimize static power.
The three bit cells and sense amplifier were joined together using the bit lines, with separate word lines for enabling each bit cell independently, as seen in Figure 4.4.

Figure 4.4: The 14 nm top level SRAM circuits schematic.
4.3 Simulation

A simple read and write test was performed to exercise all blocks of a basic SRAM structure, including the bit cell, write buffer, sense amplifier, and precharge circuit.

![14 nm SRAM simulation results showing successful reads and writes.](image)

As seen in Figure 4.5, the blocks all perform their intended function, with fast swings provided by the bit cell, sense amplifier, and write buffer.
Figure 4.6: Static noise margin for “322” bit cell.

Figure 4.7: Static noise margin for “332” bit cell.
An ADE environment was set up to sweep the three transistors to perform a static noise margin test for both read and write. A MATLAB script was written to read in the exported data and generate static noise margin graphs. See Appendix A for the scripts. Figures 4.7 through 4.8 show increasing read SNM and decreasing write SNM for larger transistors. A summary of static noise margins can be found in Table 4.1.

![Read Static Noise Margin](image1)

(a) Read

![Write Static Noise Margin](image2)

(b) Write

Figure 4.8: Static noise margin for “542” bit cell.

Table 4.1: Read and Write SNM Summary (0.8 V)

<table>
<thead>
<tr>
<th>(NFET, PFET, Access)</th>
<th>Read SNM</th>
<th>Write SNM</th>
</tr>
</thead>
<tbody>
<tr>
<td>3, 2, 2</td>
<td>161 mV</td>
<td>350 mV</td>
</tr>
<tr>
<td>3, 3, 2</td>
<td>169 mV</td>
<td>274 mV</td>
</tr>
<tr>
<td>5, 4, 2</td>
<td>200 mV</td>
<td>216 mV</td>
</tr>
</tbody>
</table>
As seen in Table 4.1, the write static noise margin is higher than the read static noise margin for all sizes of transistors chosen. Increasing the read SNM comes at a great cost to the write SNM. The 5, 4, 2 bit cell was chosen to get the read SNM as close to the write SNM as possible. The 3, 2, 2 and 3, 3, 2 sizes were chosen for their size. In SRAM bit cell design, minimizing the size of the bit cell is critical for high memory density.

4.4 Layout

The top level chip differs not only in size but also in interconnects. The chip measures 2 mm × 1 mm, whereas most other chips are 1 mm × 1 mm. This chip also uses C4 (solder) bumps instead of traditional wire bond pads.

Figure 4.9: The completed 14 nm SRAM test chip.

As seen in Figure 4.9, there is an array of 12 by 5 pads. The left 5 by 5 pads are devoted entirely to the SRAM test structures, whereas the rest of the chip consists of individual transistor test structures.
The individual structures designed were not optimized for area due to time constraints, seen from the relative density of cells in Figure 4.10. By sharing diffusion regions, the transistors could be much closer together to increase bit cell density.

4.5 DRC and LVS

The 14 nm SRAM test circuits chip passed all design rule checks. Density fill was required by the foundry, resulting in many hours spent making those related checks pass due to a relative lack of documentation. Part of the standard flow for this technology includes an automated density fill step, but this was non-functional in the environment used.

LVS was used throughout the hierarchy and passed at the top level with all circuits, both SRAM and single-transistor portions.
Chapter 5
Conclusion and Future Work

5.1 Conclusion

Many areas within the field of cryoelectronics still await exploration. Being able to develop better models for simulating SRAM bit cells and fast logic circuits at cryogenic temperatures would allow designers to build more complicated circuits with confidence that their designs will work when used in superconducting computing environments. As the static power consumption continues to climb, new avenues will need to be pursued. With the use of ring oscillators and other test circuits, it is possible to characterize existing CMOS processes for relevancy in cryoelectronics. The RO chips covered in Chapter 2 will help extract process information such as parasitics and MOSFET C-V characteristics, while the 32-bit MAC unit and SRAM circuits covered in Chapters 3 and 4 will help to show performance of such processes at cryogenic temperatures in both speed and data retention.

5.2 Future Work

The circuits designed here still await testing and analysis, and some are still away at the foundry at the time of writing. A large stockpile of information remains on the servers beyond what can be condensed into this thesis. By building off of the designs constructed to date, better test circuits may be able to yield more accurate information for even more technologies, beyond those used to design the existing test circuits.
Bibliography


Appendix A

MATLAB Code

A.1 SRAM Static Noise Margin Analysis

A.1.1 Parser

% Cadence .matlab parser for static noise margin analysis
% Kyle Owen - 9 July 2016

nmos = [2:5];  % Finger sizes of NMOS of inverter
pmos = [2:5];  % Finger sizes of PMOS of inverter
access = [2:5];  % Finger sizes of NMOS of access transistor

% number of data points per graph
numPoints = 400;
% total number of sweeps
numRuns = size(nmos,2)*size(pmos,2)*size(access,2);

fid_read = fopen('H:\thesis\14LPP_SRAM\butterfly_read3.matlab');
fid_write = fopen('H:\thesis\14LPP_SRAM\butterfly_write3.matlab');
% ignore first line read to get rid of duplicate titles
for n = 1:numRuns
    top = fgets(fid_read);
    top = fgets(fid_write);
end

% parse titles of plots to create 4D matrices later
expression = '(((\[\]+))\[\])';
% only grab contents of parenthesis
titles = regexp(top,expression,'match');

% remove all non-numeric characters
for n = 1:numRuns
    titles(n) = titles(n*2);
    titles(n) = strrep(titles(n),'(', '');
    titles(n) = strrep(titles(n),')', '');
    titles(n) = strrep(titles(n),'nfin_','');
    titles(n) = strrep(titles(n),'=','');
    titles(n) = strrep(titles(n),'p','');
    titles(n) = strrep(titles(n),'n','');
titles(n) = strrep(titles(n), 'a', '');
titles(n) = strrep(titles(n), ',', '');
end

% get rid of extraneous data
for n = 1:numRuns
    titles(numRuns*2-n+1) = [];
end

% parse the rest of the (CSV) files
data_read = textscan(fid_read, '%f', 'delimiter', ',');
data_write = textscan(fid_write, '%f', 'delimiter', ',');
fclose(fid_read);
fclose(fid_write);

% reshape matrices into [numPoints, numRuns] size
data_read = reshape(data_read{1,1}, [numRuns*2, numPoints+1]);
data_write = reshape(data_write{1,1}, [numRuns*2, numPoints+1]);
data_read = rot90(data_read);
data_write = rot90(data_write);
x_val = data_read(:,1);
for n = 1:numRuns
    data_read(:,n) = data_read(:,n*2);
data_write(:,n) = data_write(:,n*2);
data_read(:,[numRuns + 1 : numRuns*2]) = [];
data_write(:,[numRuns + 1 : numRuns*2]) = [];
end

% organize data into 4D matrices
for n = 1:numRuns
    index = sscanf(char(titles(n)), '%d');
    master_data_read(index(1),index(2),index(3),:) = data_read(:,n);
    master_data_write(index(1),index(2),index(3),:) = data_write(:,n);
end

% data is now parseable with sizes of transistors
% plot data and read inverse
for i = pmos
    for j = nmos
        for k = access
            for n = 1:numPoints+1
                plot_data_read(n,1) = master_data_read(i,j,k,n);
                plot_data_write(n,1) = master_data_write(i,j,k,n);
            end
            [x, y, w, h] = inscribed_square_write(x_val, plot_data_read, ...
A.1.2 Grapher

% Cadence .matlab grapher for static noise margin analysis
% Kyle Owen - 9 July 2016

% list sizes to compare, aligned vertically
nmos = [3 3 5];
pmos = [2 3 4];
access = [2 2 2];

numPoints = 400;  % number of data points per graph
numRuns = 192;     % total number of sweeps

% plot data and read inverse
for n = 1:size(nmos,2)
    i = pmos(n);
    j = nmos(n);
    k = access(n);
    for m = 1:numPoints+1
        plot_data_read(m,1) = master_data_read(i,j,k,m);
        plot_data_write(m,1) = master_data_write(i,j,k,m);
    end
    [x, y, w, h] = ...
        inscribed_square_write(x_val,plot_data_read,plot_data_write);
    figure(1);
    clf;
    plot(x_val(:),plot_data_read(:),x_val(:),plot_data_write(:),...'
   LineWidth',3);
    set(gca, 'FontSize', 16);
    hold on;
    rectangle('Position', [x,y,w,h], 'EdgeColor','k', 'LineWidth', 2);
    xlabel('Input Voltage (V)', 'FontSize',18,'FontName','Arial');
    ylabel('Output Voltage (V)', 'FontSize',18,'FontName','Arial');
    legend({'Left inverter','Right inverter'},'FontSize',18, ...'
    'FontName','Arial');

    close(1); % Close the figure after plotting
end
A.1.3 Analyzer

% Cadence .matlab tool for static noise margin analysis
% Kyle Owen - 9 July 2016

% for comparing SNM, do you favor read over write, and by how much?
read_percent_over_write = 0;
nmos = [3];
pmos = [3];
access = [2];

numPoints = 400; % number of data points per graph
numRuns = 192; % total number of sweeps

snm_read_normal=snm_read/(max(snm_read(:)));
snm_write_normal=snm_write/(max(snm_write(:)));

for n=access
    figure(3);
    subplot(2,2,n-1);
    surf(snm_read_normal(pmos,nmos,n));
    hold on;
    surf(snm_write_normal(pmos,nmos,n));
    title(['Access Transistor with ' num2str(n) ' Fins']);
    zlabel('Normalized SNM');
    xlabel('PMOS Fins');
    ylabel('NMOS Fins');
end

for i = pmos
    for j = nmos
        for k = access
            diff(i - pmos(1) + 1, j - nmos(1) + 1, k - access(1) + 1) = ...
            abs(((1 - read_percent_over_write) * snm_read(i,j,k)) - ...
                snm_write(i,j,k));
        end
    end
end

[M,I] = min(diff(:));
[x,y,z] = ind2sub(size(diff),I);
disp(['Read percentage over write: ' ...
    num2str(read_percent_over_write*100) ' %']);
disp(['PMOS: ' num2str(x+pmos(1) - 1)]);
disp(['NMOS: ' num2str(y+nmos(1) - 1)]);
disp(['Access: ' num2str(z+access(1) - 1)]);

A.1.4 Inscribed Square - Read

function [x, y, w, h] = inscribed_square(dataSet1, dataSet2)
if ~isequal(size(dataSet1), size(dataSet2))
    return
end

w = 0;
h = 0;
x = 0;
y = 0;

for idx_1 = 2:size(dataSet1,1)
    for idx_2 = size(dataSet1,1):-1:2
        a = dataSet2(idx_1);
        b = dataSet1(idx_1);
        c = dataSet2(idx_2);
        d = dataSet1(idx_2);
        if(a > d)
            if(c < b)
                temp_l = b - c;
                temp_h = a - d;
                q = abs(temp_l - temp_h);
                if(q < .001)
                    if(temp_h > h)
                        w = temp_l;
                        h = temp_h;
                        x = c;
                        y = d;
                    end
                end
            end
        end
    end
end

A.1.5 Inscribed Square - Write

function [x, y, w, h] = inscribed_square_write(dataSet1, dataSet2, dataSet3)
if ~isequal(size(dataSet1), size(dataSet2), size(dataSet3))
    return
end

w = 0;
h = 0;
x = 0;
y = 0;

for idx_1 = 2:size(dataSet1,1)
    for idx_2 = 1:size(dataSet1,1)
        a = dataSet2(idx_1);  % voltage of high
        b = dataSet3(idx_2);  % voltage of low
        c = dataSet1(idx_1);  % x of high
        d = dataSet1(idx_2);  % x of low
        if(a > b)
            if(c > d)
                temp_l = c - d;
                temp_h = a - b;
                q = abs(temp_l - temp_h);
                if(q < .001)
                    if(temp_h > h)
                        w = temp_l;
                        h = temp_h;
                        x = d;
                        y = b;
                    end
                end
            end
        end
    end
end
Appendix B
IC Manage Tutorial

IC Manage provides version control and configuration management with direct support for Cadence. With IC Manage installed and properly configured, the Cadence-provided library manager is replaced with a different one, allowing access to version control options that Cadence does not provide by default. Once IC Manage is configured, using it is fairly straightforward.

This tutorial will cover the maintenance and general usage of IC Manage how it pertains to the current setup. For more specific inquiries, it is best to consult the documentation provided by IC Manage.
### B.1 Adding a new user

The user list can be found under **Users**.

<table>
<thead>
<tr>
<th>User</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>amm0063</td>
<td>Andrew McCrabb</td>
</tr>
<tr>
<td>hgb0009</td>
<td>Hayden Burch</td>
</tr>
<tr>
<td>kvo0001</td>
<td>Kyle Owen</td>
</tr>
<tr>
<td>mtb0026</td>
<td>Michael Bolt</td>
</tr>
<tr>
<td>rzc0032</td>
<td>Robert Christiansen</td>
</tr>
<tr>
<td>smw0031</td>
<td>Shane Williams</td>
</tr>
<tr>
<td>sng0005</td>
<td>SueAnne Griffith</td>
</tr>
<tr>
<td>ths0007</td>
<td>Thomas Seitz</td>
</tr>
</tbody>
</table>
Right click on the site, then click on Add User.
Fill in the required information. The login name must match the user name of the new user exactly. The rest of the information should be as accurate as possible.
B.2 Adding a new PDK project

Under the [Projects] tab, right click on the site in which you want to add a new project to. For our case, there is only one site, [ICM]. Then, click on [Add Project].
Next, give the project a name. Typically, this will be the name of the PDK you wish to use. For this example, we are adding support for the MITLL_PDK_CRYO kit.
The new project should now appear in the list.
Right click on the newly created project to add a variant. This will typically be the name of a particular tapeout. Click on [Add Variant].
In this example, this is for a tapeout called CRYO3, but other options may look like 32SOI_16A, for example.
Next, right click on the newly created variant to add a library type. Click on Add Library Type.

The default library types have already been added.
The default library types are \texttt{OA} and \texttt{OA\_adv}. For nodes above 14 nm, use \texttt{OA}. 
B.4 Add libraries to existing variant

Now that the library type has been added, right click on it and click [Add Library].
You can add multiple managed libraries at this point. It is recommended to have separate libraries per chip, to keep files separate. Managed libraries should generally only be created for working libraries, such that version control can be used. There is no need to create libraries here for read-only libraries such as vendor-provided standard cell libraries. These will be added later. It is worth noting that you can add more libraries later if needed. Also, names should be descriptive enough so that a description would not be necessary.
Once you have added the required libraries, you can create a configuration which will allow you to select which libraries will be used. Generally, one configuration should be enough, but if one group is to work on something completely separate from another, two configurations can be created to ensure that one group cannot modify the other files. Click on [Add Configuration].
For a basic configuration, click the Include box next to all libraries you created. Then, click Modify Library Includes to select the default cds.lib for a specific technology.

If libraries were added after the configuration was created, these will need to be explicitly added. You must have administrator privileges to remove included libraries from a configuration.
B.5 Adding unmanaged libraries

The default location is `home/mch0021/mch0021_pdk/setup/[technology]` for the `cds.lib` of any given technology.
Select the appropriate \texttt{cds.lib} for the technology, and click \texttt{Open}, then \texttt{Ok}, and \texttt{Ok} again to get back to the \texttt{Project Manager} window.
The **Project Manager** window should now look similar to this. Right click on the **Workspaces** under **OA** and click **Add Workspace**.
B.6 Adding a new workspace

Ensure the **Workspace Location** is set to the appropriate directory. There should be a tapeout directory under the technology directory under `home\mch0021\mch0021_group\lowtemp_group`. It is generally a good idea to keep like workspaces in the same place so that it is easy to tell who all is working on a particular project; however, this does not impact the functionality whatsoever. Ensure that **Sync Workspace** is checked and click **Ok**.
The newly created workspace should now appear under Workspaces.
The next step is to return to a terminal and run the `cadence-setup` script, which will add the appropriate files to allow Virtuoso and IC Manage to run correctly. Select the desired technology, and type `y` to copy the correct IC Manage-related files. If you examine the files before and after running `cadence-setup`, your output should be fairly similar to the above.
B.7 Adding library properties

The libraries created by IC Manage only have the required IC Manage information and are otherwise empty as far as Virtuoso is concerned. In order to design in these libraries, they must refer to a technology library. There are several options here. First, if you wish to take an existing unmanaged library and make it managed, it will already have the required information, and you can skip this step. Otherwise, you will need to comment out the library by the same name you wish to add the technology file to in the `cds.lib`, and then create a new library by the same name and compile an ASCII technology file.
These files will generally end in .tf and are located under `home\mch00021\mch0021.pdk` \[technology\]. You must be sure to use the same technology file that the fabricator will use. Once this library is created and a technology file is compiled, delete the new library entry in your `cds.lib` so that Cadence has forgotten about it, and uncomment the library created by IC Manage.
Once you have a library with the technology information loaded, right click on the managed library in the Project Manager and click Populate. Select the library you created before (and removed from cds.lib) to populate the managed library, resident on the IC Manage server, with the technology information. The library should still appear blank, but the technology information should be correctly loaded. If you only see the background drawing layer within Virtuoso when editing layout views from the library, you have a technology file issue that will need to be resolved.
B.8 Managed vs. unmanaged libraries

Managed libraries allow for versioning control. Views can be checked in and out. When a cell is checked out, its previous version can be opened, in read mode only, by anyone else. Managed libraries are very useful, as multiple people can work on components of the library at the same time without fear of overwriting others’ work. When an error is discovered in a layout, one can revert to a previous version to fix it.
Unmanaged libraries are very useful too, as for libraries that should not change during the course of development, there is no need to take up extra space on the server. Everyone has their own separate versions of managed libraries, creating a lot more space on a network drive. Unmanaged libraries are centrally located, so everyone references the same unmanaged library. Unmanaged libraries do not have to be read-only, but that is typically the case.
B.9 Editing a view

To open a view for edit, right click on the view you wish to edit and select Open... By default, double-clicking on a view will open for read-only if the view is checked in or checked out by someone else, and will open for write if the view is checked out by you.
Newly-created views will appear with a + sign next to the view, and will have a version count of 0.
The **Checkout Manager** window allows you to examine which views are checked out across libraries and users. Items in black refer to your user, whereas red items are currently checked out by other users.
By clicking on the drop down menu, you can view just a single library.
If you wish to add a newly-created view, you can select all related views and click the button. This will pull up the window. This is your opportunity to describe the commit. For initial commits, the message “Initial commit” is probably good enough. Click when done.
If your view is still open for edit, the Checkout Manager will still show the view as checked out, but this time, for edit. If you wish, you can close the view or make it read only. This will not automatically check it in, though. To remedy this, you can either check it in, in which case IC Manage will notice there were no changes and alert you of this, or you can cancel the checkout by pressing the \( \Box \) button.
Go to the view you wish to edit and make some changes. Here, a piece of metal was added toward the right. Save the view.
Go back to the [Checkout Manager] and check in the view. This time, your commit message should be descriptive enough for you to know what was changed. Click [OK] when you are done.
The revision number should now be one greater than it was prior. If the view was not closed or changed from edit mode to read-only mode, it will still be checked out, as seen above.
B.10 Canceling a checkout

If the change you made was undesirable, as the case might be for accidentally drawing a random piece of metal and accidentally saving, you may wish to cancel the checkout. Right click on the view and choose Cancel Checkout.
This will cause a loss of data and cannot be undone. You should only do this if you are sure of what you are doing. Click **Discard data** to continue with the process, or **Abort operation** if you do not wish to lose the data.
Canceling the checkout does not affect the revision number, as seen above.
B.11 Reverting to an older version

Instead, if you wish to view the revision history to date, right click on the view and select Revision History. This will show all revisions and the brief description from the commit.
If you wish to revert to an older revision, you can right click on the revision you wish to revert to and select **Revert Version**.

Select **Yes** to revert. This does not cause a loss of data and can be undone.
The revision history is automatically updated to show that it was reverted. This causes a new revision in the history, which is identical (in this case) to the first revision.
IC Manage may want to refresh the library and views. Click OK to do so. You should see that the layout has been reverted.
Again, the revision count has been incremented after a revert. You can even revert a revert by reverting back to a view prior to the revert.
Appendix C
Plotting Schematics Tutorial

This tutorial will show how to create prettier schematics from Cadence. These schematics will be free from aliasing effects, as they are rendered in vectors rather than pixels. First, ensure that you have created a .cdsplotinit file in your home directory. This will tell Cadence how to output schematics when plotting.

C.1 .cdsplotinit Contents

```
EPS|Encapsulated Postscript: \
  |:manufacturer=Adobe: \
  |:type=epsfC: \
  |:maximumPages#1: \n  |:resolution#300: \n  |:paperSize="Unlimited" 72000 72000:
```

The above .cdsplotinit will allow the creation of color Encapsulated PostScript (EPS) files. With a little help from sed, a stream editor commonly used for manipulating files, anyone can have nicer looking schematics from Cadence Virtuoso. Save the following sed script in a convenient location.
This “schematic beautifier” will take in crummy-looking EPS-format schematics and output pretty schematics. It searches for a few key components of the EPS file and replaces them. Namely, it looks for color and line width information and replaces them with values that give the schematic more photogenic qualities.

Now open the schematic you wish to plot. Click on File \( \text{Print...} \) to pull up the Submit Plot window.
As seen above, the window will, by default, select **Full Size**. Instead, use the **Select** button to draw around the entirety of the schematic you wish to capture. The difference is that the **Full Size** option is not aware of labels, and thus, will cut them off. Also, uncheck the **header** box. Then, click on the **Plot Options...** button to continue.
The window should appear. By default, the EPS option should be selected. Change the scale to 30 and select Center Plot. You can play around with the scale if your plot appears too small still; decrease the scale number to increase the apparent size. The plotter does not automatically adjust line width to compensate for scale. Uncheck the Mail Log To box, check the Send Plot Only To File box, and fill in the text box with the file name you wish to give your plot. Be sure to use the .eps extension so that other applications will know what it is.
This is what the schematic will look like by default:

The line width is very narrow and the colors are horrendous against a white background. After running `sed -f schematic_beautify.sed [input EPS] > [output EPS]`, the schematic should look something like this:

The lines are thicker, and the colors are more pleasing to the eye.
Appendix D

ADE Tutorial

The Analog Design Environment, or ADE, is a powerful simulation environment that allows for easy analog simulation of schematics. ADE can use several different simulators, such as Cadence Spectre and HSPICE, among others. With the proper configuration, ADE can even perform hybrid analog and digital simulations, saving a lot of simulation time. For a large SRAM, for instance, the address decoding logic can be simulated digitally, whereas the individual bit cells remain fully analog.

To begin, start with a schematic that you’d like to simulate. For this example, a 199-stage ring oscillator will be simulated.

![Ring Oscillator Schematic]

The schematic includes ports for VDD, VSS, and any inputs and outputs. It is not required to have a port for any signals that you wish to examine, but it is highly recommended that for any nets that you do want to look at, they are at least named descriptively.
The next step is to launch ADE from the schematic view. This will allow the creation of an ADE view where configuration information can be stored. Click on [Launch] ADE XL to begin the process.

Select the [Create New View] option and click [OK]. A new window should pop up.

Go ahead and click [OK] and watch as the ADE XL window is generated.
The ADE XL window should pop up, as seen above. Then, click once (do not double-click) on [Click to add test] below [Tests] on the left side of the window. Two new windows should appear.
The Choosing Design window confirms what schematic you will simulate. You can open for read or edit, depending on if you intend to make further changes during the course of simulating. Click OK after you’ve made your selection.

The other window that appeared is the ADE XL Test Editor window, which allows for the manipulation of a particular simulation. Quite a bit of setup is involved here in this window.
First, click on the **Choosing Analyses** button, top right in the **ADE XL Test Editor** window. For a RO, we will look at voltage over time, so performing a transient analysis makes the most sense. For a RO, you will want to examine several periods, so pick a simulation stop time that makes sense for the expected frequency. 50 ns might be a good starting point. As far as accuracy is concerned, **moderate** seems to be a good starting point as well. By default, this analysis will be enabled. Click **OK** once you’re done.
Next, click on the **Editing Design Variables** button, right below the **Choosing Analyses** button. For this RO, there is one voltage source, and we may want to easily sweep this source later for comparing frequencies versus voltage. Fill in the variable name and value as shown. If you want to sweep a variable, you can use the notation 0.4:0.05:1.0 to sweep from 0.4 V to 1.0 V in 0.05 V increments, or a comma-separated list of specific voltages, such as 0.4,1.0, to only simulate at 0.4 V and 1.0 V.

If you wish to make changes later to the design variable, it is recommended to edit the **Global Variables** list in the main ADE XL window, as these values can override design variables.
You can now select which outputs to plot by clicking the Setting Outputs button, below the Editing Design Variables button. Then click From Design. This will cause ADE to pull up your schematic and allow you to click on specific nets you wish to plot.
It may be useful for debugging purposes to plot vdd and enable as well as the desired fs_out. You must press Esc immediately after you are done selecting nets in the schematic window, else you may inadvertently add or remove outputs at a later time in the schematic window.
Once you’re done adding outputs, click [OK] to proceed.
In the ADE XL Test Editor window, click Setup Model Libraries... to select which model libraries the simulator references while running. If you are simulating anything with standard cell libraries, you should ensure that you have an auCdl view alongside the symbol and layout views, as well as include the CDL netlist as provided by the standard cell library vendor. The auCdl view is simply a copy of the symbol view, renamed as auCdl, which provides the netlist with the required pin information for netlist extraction.
Another problem with the default ADE XL setup is the multithreading options. Click on Simulation > Options > Analog... and ensure that multithread is set to on and nthreads is set to a reasonable number like 16.
Though we have defined \texttt{vdd} to 1 V, the simulator does not know where to apply any voltage sources; though \texttt{vdd} shares the same name as the port, we must either set up stimuli or add voltage sources within the schematic. Since this schematic is also used for layout and LVS purposes, setting stimuli is appropriate. Click on \texttt{Setup \rightarrow Stimuli...} to begin.
For **vss**, ensure that the stimuli is enabled, and select the function of \[ \text{dc} \]. Then, set the \[ \text{DC voltage} \] field to 0, which will effectively ground the node through a 0 V voltage source. Be sure to click **Apply** after any changes.

For **vdd**, select the \[ \text{pulse} \] function, which will allow the voltage applied to turn on gradually. This will help initialize the ring oscillator in a manner that will produce oscillations. Set the rise time to 100p for 100 ps. Also, set \[ \text{Voltage 2} \] to \[ \text{vdd} \], which references the global variable we set earlier. This will get replaced with the numeric value at the start of the simulation automatically.
Lastly, for **enable**, we will again use the pulse function with the same parameters, but will add 8 ns of delay. This will allow the RO to become initialized to its static disabled state prior to enabling it. If this value is too short, some inverters will be in their inverted state; due to the fast nature of the enable pulse, those states will encircle the ring continuously, forming an undesirable output waveform. Click **OK** when you are done.
The last setup portion requires telling the netlister which views to use during netlisting. Click on Setup → Environment... to bring up the Environment Options window. Add auCd1 before schematic in the Switch View List and after spectre in the Stop View List. Click OK when you are done.
Go back to the main ADE XL window and click the ▶ button. This is not the same as the similar-looking button in the test editor window. The simulation has now started and may take a few seconds to many hours to complete depending on the complexity of the circuit. For a RO with no parasitics and 199 stages, it will likely take several minutes to generate 50 ns of data.
Once the simulation has completed, you should see a graph icon next to each output under the **Results** tab. Click the graph icon button next to the **Replace** drop-down box to bring up the graph window.
The graph window is now displayed with all signals on top of each other. If you wish, you can right click on each signal and move it to a new strip. You can also toggle their visibility by clicking on the eye symbol.
You can zoom in horizontally by moving the two sides of the view window above the main graph. Now, move your mouse over one of the peaks of the output and press \( \text{M} \). This will create a marker. Do it again for the next peak, then press \( \text{ctrl} \) while clicking the peaks to make sure they are both selected. Finally, press \( \text{shift} + \text{D} \) to get the delta value between both peaks. As you can see, the period for this RO is approximately 1.23 ns, or about 813 MHz.
In order to properly save simulation data for use in other applications, right click on the waveform you wish to save and click [Send To] Export... Select the [Matlab] option, which saves in a convenient format for importing into MATLAB.
If you wish to save just the plot, saving as an Encapsulated PostScript is not a very good idea. Though many of the objects in the EPS are vectors, not all of them are, and it just looks bad.
Saving as a Portable Network Graphics file looks somewhat better, but it is not presentable when scaled. The best option is to use the exported MATLAB data and plot it externally.
Appendix E
LVS Tutorial

Layout versus Schematic, or LVS, is a powerful tool for design checking. It compares a schematic, which has hopefully been simulated at this point to check for logical correctness, to an extracted netlist from the layout. LVS takes the layout, flattens all of the shapes across each layer, and constructs a new netlist based on this information. Thus, LVS can find errors in connectivity, such as wires that are not connected as they should, or shorts across nets. LVS is a vital component of the design process, even for “simple” designs. LVS goes hand in hand with design rule checking, or DRC, which will check if the layout is fit for fabrication.

This tutorial will introduce LVS from the beginning, starting with a completed schematic and layout.

The schematic is a simple 5-input AND gate constructed from 2-input AND gates. Though this is a very simple schematic, LVS will happily handle much more complicated designs, but may take a bit more time to process. LVS should be used from the beginning, all of the way through the hierarchy to the top level. Waiting until the top level to try to start running LVS is a recipe for disaster as it can be difficult to pinpoint where exactly the design is failing. Likewise, breaking a big design up into smaller portions can make LVS a much easier process for the same reason.
The layout is also relatively simple and is constructed from standard cells. All wiring has been completed. Wiring can be assisted using connectivity information from the schematic if you choose to launch Schematics XL and Layout XL; launching one will typically automatically launch the other. When routing in the layout, the netlist information is used to show where pins are to be connected, and flashing markers alert you to when it is connected incorrectly. This is still no substitute for LVS, as this only handles partial connectivity information; LVS also checks for device parameters.
Another step during layout is to draw pins. Pins allow for easy routing in the next level of the hierarchy using \textit{Layout XL} as discussed previously. Pins also have an inherent label, which is required for LVS. If a port is used in the schematic, a label must be drawn in the layout. Pins give more information than labels alone and are recommended. If labels are missing, LVS will generate an error saying it found a port in the source (schematic) but not in the layout. Likewise, if extra labels are drawn in the layout, LVS will also generate an error. Remember to draw labels on the same layer as the metal, but use the \texttt{label} purpose instead of \texttt{drawing}.

As seen above, pins must be drawn over existing pins if they are deeper in the hierarchy, as is the case with using standard cells. LVS will only read the pins from the top level layout to match against the schematic ports of the top level schematic. The \texttt{VDD} and \texttt{VSS} pins are not shown above and reside on another layer.
For some kits, there is a checking menu provided by the vendor. If so, launch Calibre LVS from there. Otherwise, launch Calibre LVS from the Calibre menu. The BEOL_STACK option will need to match the technology file used. The DESIGN_TYPE option should be CELL for portions of the chip not containing the chip boundary layers, and should be CHIP otherwise. CUSTOMER should be set to ASICS, and ORIENTATION should be set to whichever orientation the gates of the transistors are drawn. In many processes, this can only be
HORIZONTAL or VERTICAL, not both. For most cases, this will take care of all of the initial setup for LVS, but when in doubt, consult the LVS manual provided by the vendor. Click OK when done.

Once Calibre LVS has launched, navigate to the Netlist tab under Inputs. Ensure that the schematic will be exported. The file may be red if it does not exist or is not readable by the current user. The former option is acceptable, as the export step will create it. If it is not writable, ask the owner of the file to change its permission to allow you to write to it. A green file means that it already exists, but still ensure that the schematic is exported, as the current one may be out of date if the schematic was updated.

Click in the text box and add a new line. Then, use the ... button to browse for a new file. You will need to locate the standard cell library’s CDL netlist as the standard cell
library does not typically come with schematic views. If this is not the case, you can skip this step.

If you are trying to match a layout view under a different name than its schematic, you can change the Top Cell and even Library Name here too. There is also support for using a Verilog netlist instead of a SPICE netlist; you can experiment with this with the Format menu.

If the LVS run was successful, you will be presented with multiple ☑️, including an ASCII version, as well as the CORRECT statement. If you did not pass, you will see INCORRECT as well as Xs in several locations.

Common errors include:

- Forgetting a pin or label in the layout
• Putting too many labels in the layout

• Not connecting all nets of the same name, such as multiple VDD or VSS rails (this generally generates a warning and may be acceptable at low levels of the hierarchy)

• Watching carefully for inherited connections (i.e., those ending in !)

• Incorrect parameters between schematic and layout

• Drawing into a device such that the parameters inadvertently change (i.e., drawing more metal inside a capacitor)

• Shorting two nets together

• Not connecting two portions of a net

One good tip to improve the likelihood of finding errors is to break the schematic into decreasingly smaller pieces until the error is found. Dividing the schematic in half to find which half fails, over and over again, can be useful if the schematic is quite large. Some errors can be cryptic at times, and it may be best to use the results window, called the RVE, to open its schematic representation of both input netlists. Sometimes, further information can be gained by looking at what it thinks is connected. However, the RVE can have a difficult time interpreting multiple transistors as a single gate and may lead to more confusion.
E.1 lvs.runset Contents

* lvsRulesFile: /home/mch0021/mch0021_pdk/global_foundries/cmos14lpp/REL_GF/CalibreLVS/LVS/ln14lpp.lvs.cal
* lvsRunDir: ./calibre_run
* lvsLayoutPaths: test.calibre.db
* lvsLayoutPrimary: test
* lvsLayoutLibrary: test
* lvsLayoutView: layout
* lvsLayoutGetFromViewer: 1
* lvsSourcePath: test.src.net
* lvsSourcePrimary: test
* lvsSourceLibrary: test
* lvsSourceView: schematic
* lvsSourceGetFromViewer: 1
* lvsSpiceFile: test.sp
* lvsERCDatabase: test.erc.results
* lvsERCSummaryFile: test.erc.summary
* lvsReportFile: test.lvs.report
* cmnWarnLayoutOverwrite: 0
* cmnWarnSourceOverwrite: 0
* cmnRunMT: 1
* cmnRunHyper: 1
* cmnSlaveHosts: {use {}} {hostName {}} {cpuCount {}} {a32a64 {}} {rsh {}} {maxMem {}} {workingDir {}} {layerDir {}} {mgcLibPath {}} {launchName {}}
* cmnLSFSlaveTbl: {use 1} {totalCpus 1} {minCpus 1} {architecture [{}}} {minMemory [{}} {resourceOptions {{}}} {submitOptions {{}}}
* cmnGridSlaveTbl: {use 1} {totalCpus 1} {minCpus 1} {architecture {{}}} {minMemory {{}}} {resourceOptions {{}}} {submitOptions {{}}}
* cmnFDILayoutLibrary: test
* cmnFDILayoutView: layout
* cmnFDIDEFLayoutPath: test.def
* cmnPromptSaveRunset: 0
* cmnSaveRunsetChanges: 0

It can be very useful to save a runset file, which gives Calibre enough information to set up the run. Above is a sample runset file from a 14 nm kit. Loading this file at the start of Calibre is preferable to setting all of the options by hand. In the case of other technologies, the vendor’s custom menu can set most of these options, but may still require some tweaking.
following the custom menu. With a \textit{runset} file, you can load as many options in as you would like, saving time in the long run.

Decomposing this \textit{runset} file line by line, the first line sets where the LVS rules file is located. This should be within the technology's directory. Line 2 sets where Calibre generates all of the run-related files. To simplify the directory structure, it can be useful to make a new directory within the working directory and have Calibre use this instead, as is the case here. Make sure this directory exists prior to running, as it will not create its own. Lines 3 through 5, 8 through 10, 13 through 16, and 24 through 26 will be overridden when starting Calibre LVS through the \textit{Calibre} menu in the \textit{Virtuoso Layout} window. Lines 7 and 12 tell Calibre to export the most recent layout and schematic views from the library instead of using the (possibly) already exported database and netlist files. Lines 17 and 18 indicate that it is fine to overwrite the existing database and netlist files during export to avoid additional pop up windows. Lines 19 through 23 tell Calibre that it is fine to run multi-threaded and hyperscaled, which can tremendously speed up runs with certain technologies. In other technologies, running multi-threaded can prevent Calibre from completing due to a bug. Finally, lines 27 and 28 prevent Calibre from asking if you would like to save any changes to the \textit{runset} file. Only the maintainer of the Cadence-related files should have permission to change such a file, so these prompts are disabled to prevent a user from trying to make changes.

It is recommended that any LVS \textit{runset} files should be modeled after this one, which is fairly complete as far as such files go.
Design rule checking, or DRC, checks the layout for any potential manufacturing problems. With node sizes getting increasingly advanced, the number of checks that the DRC tool must perform is increasing as well. For some technologies, it is not uncommon to see nearly twenty-thousand checks. Needless to say, even with parallel processing, the complete DRC process may take several minutes to over an hour, depending on how large and complex a design is.

The rules that the DRC tool checks are varied, but the simplest of rules can check the spacing between objects, the widths of objects, and the enclosure of two objects. Of course, DRC rules may also check for shapes that simply cannot be fabricated, such as a text or label on a drawing layer. There are also minimum area rules, stating that shapes must be above a certain size to be manufactured. Density rules are also important; failures can either be too high or too low. In some cases, density rules can be waived, as the vendor or aggregator may fill the design automatically during creation of the reticle. Antenna violations can also be a concern; when too much metal is connected to a single gate, high voltage can build up during processing and decrease the chances of the IC working. This can be mitigated by putting more gates on the net, decreasing the amount of metal, or adding antenna diodes. Consult the technology’s design manual for best practices.

The same layout as in the LVS tutorial will be used during the following steps.
Like the LVS tutorial, options must be set up for certain technologies when a custom menu is provided. The options should be the same, but DRC is pickier about the \texttt{IMAGE\_TYPE}, \texttt{IOTYPE}, \texttt{IOTYPE\_GRIND\_SIDE}, and \texttt{ORIENTATION} options. Recall that the orientation must be set to \texttt{HORIZONTAL} or \texttt{VERTICAL} and that designs must not have both.
Under the **Outputs** section, you can choose to turn off the **Write DRC summary report file** option, which will cut down on the amount of clutter generated when running DRC. However, the summary report is useful when sharing with other people via email.
Under the **Run Control** section, set the **Run Calibre** options to **Multi-Threaded** and **Hyperscale**, which will vastly speed up run times.
You can prevent the **Overwrite file?** dialog from being generated a second time by marking the appropriate box. Click **Overwrite** so that the latest layout file is used during DRC.
Depending on the technology, a “DRC-clean” design may contain some errors still. This is because some of the rules can be waived without causing any penalty. For example, some rules pertaining to density can be ignored if the manufacturer has an automated fill procedure. In the case of the above results, the design is considered clean as it is a cell-level layout and does not need to meet the first rule at this level of the hierarchy.

Some common DRC errors include:

- Metal shape too close to metal shape
- Metal shape not overhanging via far enough
- Too little metal per via
- Metal shape not wide enough
- Metal shape not large enough (i.e., too small of area)
• Metal shape forms too small of a notch

• Metal shape is off-grid (e.g., a circle does not lie on-grid)

In many cases, one error in a layout may lead to multiple DRC errors. For instance, a metal shape that is too small may generate both minimum area and minimum width violations. It is best to consult the technology’s design manual which contains not only every design rule, but also helpful diagrams that indicate what the rule is talking about. Though the rules are generally just boolean logic, the rules can be cryptic at times, especially depending on the technology.
F.1 cell_noden.runset Contents

*drcRulesFile: /home/mch0021/mch0021_pdk/global_foundries/cmos14lpp/REL_GF/CalibreDRC/DRC/cmos14lpp_xl.drc.cal
*drcRunDir: .
calibre_run
*drcLayoutPaths: test.calibre.db
*drcLayoutPrimary: test
*drcLayoutLibrary: test
*drcLayoutView: layout
*drcLayoutGetFromViewer: 1
*drcResultsFile: test.drc.results
*drcEnvVars: { BATCH NO Runset } { TECHDIR /home/mch0021/mch0021_pdk/REL_GF/CalibreDRC Runset } { global_foundries/cmos14lpp Runset } { LAYOUT_SYSTEM GDSII Runset } { LAYOUT_OUT GDS Runset } { DP_OFF_ALL NO Runset } { RDB_DIR ./RDB_RESULTS Runset } { DENSITY_RESULTS density.results Runset } { ANTEenna_RESULTS antenna.results Runset } { BEOL_STACK 13M_3Mx_2Cx_4Kx_2Hx_2Gx_LB Runset } { DESIGN_TYPE CELL_NODEN Runset } { IOTYPE 3ON6 Runset } { OUTLINE_CHECK YES Runset } { FCPBGa NO Runset } { C_ORIENTATION VERTICAL Runset } { P_DENSITY_CHECK NO Runset } { CHIP_DIE_COUNT OVER_5CHIP_SHOT Runset } { CELL_BOUNDARY DB_EXTENT Runset } { ERROR_LIMITATION DEFAULT Runset } { RECOMMENDED_RULES NO Runset } { OCD_OVL_RECOMMENDED_RULES NO Runset } { CELL_FINE_SS NO Runset } { CUSTOM_CELL_SS NO Runset } { CELL_SS 10 Runset } { DO_SRULES YES Runset } { REMOVE_ELUP_BEVEL4 NO Runset } { MOB_OPTION NWMOB Runset } { BOOLEAN_DEBUG NO Runset } { STB_DEBUG NO Runset } { DP_CHECK_DESIGN_M1 YES Runset } { DP_CHECK_DESIGN_M2 YES Runset } { DP_CHECK_DESIGN_M3 YES Runset } { CA_COLORED NO Runset } { CB_COLORED NO Runset } { DP_LAYOUT_OUT OA Runset } { DP_GENERATION_TOOL_M1 YES Runset } { DP_GENERATION_TOOL_M2 YES Runset } { DP_GENERATION_TOOL_M3 YES Runset } { DP_AUTO_STITCH_CA YES Runset } { DENSITY_FLATTEN_M NO Runset }
*drcWriteSummary: 0
*drcSummaryFile: test.drc.summary
*drcIncrDRCSlaveHosts: { use {} } { hostName {} } { cpuCount {} } { a32a64 {} }
{ rsh {} } { maxMem {} } { workingDir {} } { layerDir {} } { mgcLibPath {} }
{ LaunchName {} }
*drcIncrDRCLSFSlaveTb1: { use 1 } { totalCpus 1 } { minCpus 1 } { architecture { minMemory {}} } { resourceOptions {}} } { submitOptions {}}
*drcIncrDRCGridSlaveTb1: { use 1 } { totalCpus 1 } { minCpus 1 } { architecture { minMemory {}} } { resourceOptions {}} } { submitOptions {}}
*cmnWarnLayoutOverwrite: 0
*cmnRunMT: 1
*cmnRunHyper: 1
Like the LVS tutorial, the process of setting up Calibre for running DRC can be minimized by using a runset file. Above is a very complete file from a 14 nm technology. Consult the description of the lvs.runset file for the rest of the lines. Only the differences will be discussed here.

Line 9 is perhaps the most different between runset files. This very long line sets up a large number of environment variables for the DRC rule deck. These are all technology-specific, but the syntax is the same. The only notable options here are the BEOL_STACK, which must be set to the proper stack option as used in the layout, as well as the DESIGN_TYPE option. Both of these options are typical of DRC rule decks across vendors and technologies. The DESIGN_TYPE option here indicates whether or not full chip-level checking is to be run or not, which would include checking such shapes as the chip edge, I/O pads, etc. The option also enables or disables checking density, which as previously discussed, may be safely ignored if the manufacturer takes care of density fill, or if you are running cell-level tests and do not wish to consider density.
F.2  chip_den.runset Partial Contents

9  *drcEnvVars: { BATCH NO Runset } { TECHDIR /home/mch0021/mch0021_pdk/ }  
   { global_foundries/cmos141pp/REL_GF/CalibreDRC Runset } {  
   LAYOUT_SYSTEM GDSII Runset } { LAYOUT_OUT GDS Runset } { DP_OFF_ALL  
   NO Runset } { RDB_DIR ./RDB_RESULTS Runset } { DENSITY_RESULTS  
   density.runs Runset } { ANTEenna_RESULTS antenna.runs Runset }  
   { BEOL_STACK 13M_3Mx_2Cx_4Kx_2Hx_2Gx_B Runset } { DESIGN_TYPE CHIP  
   Runset } { I0TYPE 3ON6 Runset } { OUTLINE_CHECK YES Runset } {  
   FCPBGA NO Runset } { C_ORIENTATION VERTICAL Runset } {  
   P_DENSITY_CHECK NO Runset } { CHIP_DIE_COUNT OVER_5CHIP_SHOT Runset  
   } { CELL_BOUNDARY DB_EXTENT Runset } { ERROR_LIMITATION DEFAULT  
   Runset } { RECOMMENDED_RULES NO Runset } { OCD_OVL_RECOMMENDED_RULES  
   NO Runset } { CELL_FINE_SS NO Runset } { CUSTOM_CELL_SS NO Runset }  
   { CELL_SS 10 Runset } { DO_SRULES YES Runset } { REMOVE_ELUP_BEVEL4  
   NO Runset } { MOB_OPTION NWMOB Runset } { BOOLEAN_DEBUG NO Runset }  
   { STB_DEBUG NO Runset } { DP_CHECK_DESIGN_M1 YES Runset } {  
   DP_CHECK_DESIGN_M2 YES Runset } { DP_CHECK_DESIGN_M3 YES Runset } {  
   CA_COLORED NO Runset } { CB_COLORED NO Runset } { DP_LAYOUT_OUT GDS  
   Runset } { DP_GENERATION_TOOL_M1 YES Runset } {  
   DP_GENERATION_TOOL_M2 YES Runset } { DP_GENERATION_TOOL_M3 YES  
   Runset } { DP_AUTO_STITCH_CA YES Runset } { DENSITY_FLATTEN_M NO  
   Runset }

Line 9 is the only line that differs between runset files from the same technology to allow checking of the entire chip with density checks. DESIGN_TYPE is the only variable changed.

The runset file presented here is the most complete DRC runset in terms of options and should be emulated for other runset files in other technologies.
Parasitic extraction, or PEX for short, is a powerful tool for extracting resistive, capacitive, and inductive parasitic components from a layout. This is very useful to a designer who wants to ensure that the layout will function as well as the schematic has shown it to through simulation. Parasitics may slow the circuit down enough to the point of failing at the desired frequency, for instance. PEX requires both an input layout as well as a schematic, as the first step PEX performs is LVS, which is explained in detail in the LVS tutorial. PEX can output a netlist of parasitics combined with the original schematic, as well as a summary of parasitics. The netlist can also be turned into a separate schematic view called a calibre view, named after the Calibre PEX tool that extracts the parasitics. This view can be simulated using ADE, which is covered in the ADE tutorial.

This tutorial covers PEX for both a 90 nm technology and a 32 nm technology, which differ slightly in setup. If you have not run LVS, it is advised to run that first, as PEX will not successfully complete if LVS does not pass.
G.1 90 nm PEX Setup

To start Calibre PEX, navigate to the Calibre menu in the Virtuoso Layout window and click on PEX. By default, Calibre will ask for a runset file. Load the file from home\mch0021\mch0021_pdks\setup\[technology].
The runset file will pre-load many of the correct options, but you will need to ensure the PEX Run Directory is set to a directory that you own. Otherwise, you are clear to click Run PEX. Since PEX is dependent on LVS to run, you may confirm that the schematic information is correct under Inputs before proceeding.
With many PEX runs, the desired output is a *calibre* view. The *Calibre View Setup* window will pop up as soon as PEX has completed. Be sure to use the *Cellmap File* as provided by the vendor of the technology. This is crucial to map the extracted components from the layout back to the schematic view. Change the *Calibre View Type* to *schematic*, and be sure to select *Create all terminals*. You will want to select *Preserve Device Case* as well, as there may be mapping problems if this is not selected. The *Device Placement* option can be set to *Arrayed*, which will force all of the ports at the top, followed by transistors, followed by the dispersed resistive and capacitive parasitics. You will likely want to open the *calibre* view for reading after, so set the *Open Calibre CellView* option to *Read-mode*, then click *OK*. Depending on the number of parasitics, it may take a few seconds to many hours to complete. Due to the nature of simulation, if it takes many hours to complete, the simulation may fail to run altogether due to memory constraints. If this is the case, follow along in the 32 nm tutorial to learn how to reduce the number of parasitics.
The extracted schematic is not very readable. As mentioned before, the ports are at the top, with the devices underneath. The transistors are labeled by their hierarchical instance names from the initial schematic view, which makes identification possible, but not easy. This can be useful if you wish to examine other nets during simulation that are not brought out to a port.
G.2 32 nm PEX Setup

Running PEX in other vendors’ kits can be slightly different. For those vendors that provide a custom Calibre menu, you may be disappointed to see that there is not a PEX option. However, the environment variables that are used when running DRC and LVS are still very pertinent to running PEX. Thus, running LVS immediately prior to running PEX is a good idea, as this will preset the environment variables to their correct values. Once this is done, you can start PEX from the Calibre menu and load the correct rules file from `home\mch0021\mch0021_pdk\[path to technology]\Calibre\xRC`. There may be several rules files to choose from, so be sure to choose the one that corresponds to the correct BEOL stack.
If you are using a standard cell library that does not have schematic views, as is often the case, be sure to include the CDL netlist. Refer to the LVS tutorial for details on how to do this.
Under [Outputs], select the [CALIBREVIEW] format. This will allow the creation of the aforementioned calibre view. You may also want to change the extraction type to just extract resistances and lumped capacitances, but no coupling capacitances, for instance. This is to reduce the number of parasitic elements, which otherwise can be too large for simulation. By reducing the number of elements to extract, the simulation may be less accurate, but will simulate much faster. You can also choose to extract inductances as well.
If, when running PEX, you find that the number of parasitics generated is far too high, you can enable MinCap reduction and MinRes reduction. This will remove or combine capacitances or resistances based on their value. You can minimize the number of parasitics by eliminating those that will not impact simulation much. Over 100,000 instances is probably too many for a reasonable simulation time. If increasing the reduction parameters is not possible, consider breaking the layout into smaller chunks and run PEX separately. For instance, PEX on the entire chip may not be possible, but PEX on the important pieces of the core, plus PEX run separately on the individual pads, might be quite feasible.
In order to cut down on the time spent extracting, be sure to enable the Multi-Threaded option.
If you are seeing errors related to instances not found in the map file, there may be an issue with the capitalization of such instance names. To remedy this, you will need to force Calibre to be case sensitive. Click on **Setup > PEX Options** to get the **PEX Options** button. Then, under the **Include** tab, click on the **Include Rule Statements** and type **SOURCE CASE YES** and **LAYOUT CASE YES** to keep the capitalization the same in both the schematic netlist and the layout netlist. Some rules files may include those lines by default, but do not assume that it is the case until you have checked.
G.3  pex.runset Contents

* pexRulesFile: /home/mch0021/mch0021_pdk/mitll_cryo/relCRYO/ 90nmFdsoiRules/soi90nm_pex_top.rules
* pexRunDir: /home/mch0021/mch0021_group/lowtemp_group/MIT_LL/Cryo3/ kvo0001+MITLL_PDK_CRYO+Cryo3+8
* pexLayoutPaths: test.calibre.db
* pexLayoutPrimary: test
* pexLayoutLibrary: dram
* pexLayoutView: layout
* pexLayoutGetFromViewer: 1
* pexSourcePath: test.src.net
* pexSourcePrimary: test
* pexSourceLibrary: dram
* pexSourceView: schematic
* pexSourceGetFromViewer: 1
* pexEnvVars: {USE_MTK {} Unset} {TOPMETAL M5 Runset} {PEX_PROCESS CRYO_4K Runset}
* pexReportFile: test.lvs.report
* pexPexNetlistFile: test.pex.netlist
* pexPexNetlistFormat: CALIBREVIEW
* pexPexReportFile: test.pex.report
* pexStartRVE: 1
* cmnWarnLayoutOverwrite: 0
* cmnWarnSourceOverwrite: 0
* cmnResolution: 5
* cmnUseCBforRVE: 0
* cmnRunHier: 2
* cmnRunMT: 1
* cmnSlaveHosts: {use {}} {hostName {}} {cpuCount {}} {a32a64 {}} {rsh {}} {maxMem {}} {workingDir {}} {layerDir {}} {mgcLibPath {}} {launchName {}}
* cmnLSFSlaveTbl: {use 1} {totalCpus 1} {minCpus 1} {architecture {}} {minMemory {}} {resourceOptions {}}} {submitOptions {}}
* cmnGridSlaveTbl: {use 1} {totalCpus 1} {minCpus 1} {architecture {}} {minMemory {}}} {resourceOptions {}} {submitOptions {}}
* cmnFDILayoutLibrary: dram
* cmnFDILayoutView: layout
Here is a sample runset file from the 90nm technology. After examining the LVS runset and the DRC runset files, this should look very familiar. Improvements could be made to prevent the runset from asking if you wish to save it upon closing Calibre, as well as changing the run directory to a local directory within your workspace, or perhaps the workspace itself.
Appendix H
Encounter Tutorial

H.1 Behavioral Verilog

H.1.1 mac32_dual_wrapper.v Contents

```verilog
//mac32_dual_wrapper.v
//Kyle Owen
//21 September 2014
//Wraps two serial-wrapped MACs (one LVT, one RVT) into a single instance
//with a chip select line to pick the active MAC.

module mac32_dual_wrapper(
    input phi1,
    input phi2,
    input global_rstn,
    input mac_wait,
    input mac_wait_test,
    input serial_in,
    input serial_in_enable,
    input serial_clk_phi1,
    input serial_clk_phi2,
    input serial_out,
    input serial_out_enable,
    input chip_select
);

input phi1;
input phi2;
input global_rstn;
input mac_wait;
input mac_wait_test;
input serial_in;
input serial_in_enable;
input serial_out_enable;
input chip_select;
```
output serial_clk_phi1;
output serial_clk_phi2;
output serial_out;

wire rstn_hvt, rstn_rvt;
wire serial_out_hvt, serial_out_rvt;
wire serial_clk_phi1_hvt, serial_clk_phi1_rvt;
wire serial_clk_phi2_hvt, serial_clk_phi2_rvt;

assign serial_out = (chip_select) ? serial_out_rvt : serial_out_hvt;  // select LVT when chip_select = 0; otherwise RVT
assign serial_clk_phi1 = (chip_select) ? serial_clk_phi1_rvt : serial_clk_phi1_hvt;
assign serial_clk_phi2 = (chip_select) ? serial_clk_phi2_rvt : serial_clk_phi2_hvt;
assign rstn_rvt = global_rstn && chip_select;  // reset RVT when chip_select = 0
assign rstn_hvt = global_rstn && ~chip_select;  // reset LVT when chip_select = 1

mac32_serial_wrapper_hvt hvt_mac(
    .phi1(phi1),
    .phi2(phi2),
    .rstn(rstn_hvt),
    .mac_wait(mac_wait),
    .mac_wait_test(mac_wait_test),
    .serial_in(serial_in),
    .serial_in_enable(serial_in_enable),
    .serial_clk_phi1(serial_clk_phi1_hvt),
    .serial_clk_phi2(serial_clk_phi2_hvt),
    .serial_out(serial_out_hvt),
    .serial_out_enable(serial_out_enable)
);

mac32_serial_wrapper_rvt rvt_mac(
    .phi1(phi1),
    .phi2(phi2),
    .rstn(rstn_rvt),
    .mac_wait(mac_wait),
    .mac_wait_test(mac_wait_test),
    .serial_in(serial_in),
    .serial_in_enable(serial_in_enable),
    .serial_clk_phi1(serial_clk_phi1_rvt),
    .serial_clk_phi2(serial_clk_phi2_rvt),
    .serial_out(serial_out_rvt),
    .serial_out_enable(serial_out_rvt)
);
.serial_out_enable(serial_out_enable)
);
endmodule

H.2  Tcl Scripts

H.2.1  rtl_rvt.tcl Contents

```tcl
set_attribute lib_search_path /home/mch0021/mch0021_pdk/
    support_digital/32soi/arm/ibm/32soi/sc9_base_rvt/r2p0/lib
set_attribute library
    {sc9_32soi_base_rvt_tt_nominal_max_0p90v_50c_mxs.lib}
read_hdl ../hdl/mac32_serial_wrapper_rvt.v
read_hdl ../hdl/mac32_two_phase_pipelined_rvt.v
elaborate mac32_serial_wrapper_rvt
set_attribute max_fanout 8 designs/*
set_attribute avoid true [find / -libcell *]
set_attribute avoid false {AND2_X1M_A9TR BUFH_X1M_A9TR DFFQ_X1M_A9TR
    LATNQ_X1M_A9TR INV_X1M_A9TR INV_X2M_A9TR INV_X4M_A9TR INV_X7P5M_A9TR
    INV_X16M_A9TR MXT2_X1M_A9TR NAND2_X1M_A9TR NOR2_X1M_A9TR
    OR2_X1M_A9TR XOR2_X1M_A9TR}
synthesize -to_mapped -effort high
write_hdl > ../hdl/mac32_serial_wrapper_rvt_synth.v
report gates
```

H.2.2  top_level.tcl Contents

```tcl
set_attribute lib_search_path /home/mch0021/mch0021_pdk/
    support_digital/32soi/arm/ibm/32soi/sc9_base_rvt/r2p0/lib
set_attribute library
    {sc9_32soi_base_rvt_tt_nominal_max_0p90v_50c_mxs.lib}
```
read_hdl ../hdl/mac32_dual_wrapper.v
elaborate mac32_dual_wrapper
set_attribute max_fanout 8 designs/*
set_attribute avoid true [find / -libcell *]
set_attribute avoid false {AND2_X1M_A9TR BUFH_X1M_A9TR DFFQ_X1M_A9TR
  LATNQ_X1M_A9TR INV_X1M_A9TR INV_X2M_A9TR INV_X4M_A9TR INV_X7P5M_A9TR
  INV_X16M_A9TR MXT2_X1M_A9TR NAND2_X1M_A9TR NOR2_X1M_A9TR
  OR2_X1M_A9TR XOR2_X1M_A9TR}
synthesize -to_mapped -effort high
write_hdl > ../hdl/mac32_dual_wrapper_synth.v
report gates

H.2.3 pr.tcl Contents

set basename top_level
set structure_name mac32_dual_wrapper
set init_gnd_net VSS
set init_pwr_net VDD
set init_design_uniquify 1
set init_lef_file {/home/mch0021/mch0021_pdk/support_digital/32soi/
  5L1x_3L2x_1L4x_2T16x_LB/sc9_tech.lef
  /home/mch0021/mch0021_pdk/support_digital/32soi/arm/ibm/32soi/
  sc9_base_hvt/r3p0/lef/sc9_32soi_base_hvt.lef
  /home/mch0021/mch0021_pdk/support_digital/32soi/arm/ibm/32soi/
  sc9_base_rvt/r2p0/lef/sc9_32soi_base_rvt.lef}
set init_design_settop 0
set init_verilog ../hdl/${basename}.v
set pwr_global VDD
set pwr_pin VDD
set gnd_global VSS
set gnd_pin VSS
set pwr_nets [list ${pwr_global} ${gnd_global}]
set fp_width 214.89
set fp_height 215.10
set fp_bound_x 20.02
set fp_bound_y 20.00
set bb_to_edge_x 7.54
set bb_to_edge_y 4.20
set welltap_width 1.56

set welltap_interval [expr \${fp_width - \$welltap_width}]
set bb_width [expr \${fp_width - 2 * \$bb_to_edge_x}]
set bb_height [expr \${fp_height / 2 - 2 * \$bb_to_edge_y}]

set bb1_bl_x [expr \${fp_bound_x + \$bb_to_edge_x}]
set bb1_bl_y [expr \${fp_bound_y + \$bb_to_edge_y}]
set bb1_tr_x [expr \${bb1_bl_x + \$bb_width}]
set bb1_tr_y [expr \${bb1_bl_y + \$bb_height}]

set bb2_bl_x \$bb1_bl_x
set bb2_bl_y [expr \${bb1_tr_y + 2 * \$bb_to_edge_y}]
set bb2_tr_x \$bb1_tr_x
set bb2_tr_y [expr \${bb2_bl_y + \$bb_height}]

init_design
clearGlobalNets
globalNetConnect \$\{pwr_global\} -type pgpin -pin \$\{pwr_pin\} -inst *
globalNetConnect \$\{gnd_global\} -type pgpin -pin \$\{gnd_pin\} -inst *
setNanoRouteMode -drouteUseMultiCutViaEffort high

## M1 avoidance
setNanoRouteMode -routeWithViaInPin false
setNanoRouteMode -routeWithViaOnlyForStandardCellPin false
setNanoRouteMode -routeBottomRoutingLayer 1

puts "###########################################################################"
puts "############ Specifying Floorplan ###############"
puts "###########################################################################"
floorPlan -site SC9_32SOI -s \$fp_width \$fp_height \$fp_bound_x \$fp_bound_y \$fp_bound_x \$fp_bound_y

puts "###########################################################################"
puts "############ Specifying Black Box ###############"
puts "###########################################################################"
specifyBlackBox -cell mac32_serial_wrapper_rvt -size $bb_width $bb_height -coreSpacing 0.0 0.0 0.0 0.0 -minPitchLeft 2 -minPitchRight 2 -minPitchTop 2 -minPitchBottom 2 -reservedLayer { 1 2 3 4 5 6 7 8 9 10 11 12} -pinLayerTop { 3 5 7 9 11} -pinLayerLeft { 2 4 6 8 10 12} -pinLayerBottom { 3 5 7 9 11} -pinLayerRight { 2 4 6 8 10 12} -routingHalo 0.0 -routingHaloTopLayer 12 -routingHaloBottomLayer 1 -placementHalo 0.0 0.0 0.0 0.0
specifyBlackBox -cell mac32_serial_wrapper_hvt -size $bb_width $bb_height -coreSpacing 0.0 0.0 0.0 0.0 -minPitchLeft 2 -minPitchRight 2 -minPitchTop 2 -minPitchBottom 2 -reservedLayer { 1 2 3 4 5 6 7 8 9 10 11 12} -pinLayerTop { 3 5 7 9 11} -pinLayerLeft { 2 4 6 8 10 12} -pinLayerBottom { 3 5 7 9 11} -pinLayerRight { 2 4 6 8 10 12} -routingHalo 0.0 -routingHaloTopLayer 12 -routingHaloBottomLayer 1 -placementHalo 0.0 0.0 0.0 0.0

puts "#############################################################
puts "################### Adding Power Rings ###################
puts "#############################################################"
addRing -skip_via_on_wire_shape Noshape -use_wire_group_bits 2 -use_interleaving_wire_group 1 -skip_via_on_pin Standardcell -center 1 -stacked_via_top_layer LB -use_wire_group 1 -type core_rings -jog_distance 4.0 -threshold 4.0 -nets {VDD VSS} -follow core -stacked_via_bottom_layer M1 -layer {bottom M1 top M1 right M2 left M2} -width 1.04 -spacing 2 -offset 4.0

puts "#############################################################
puts "################### Adding Well Taps ###################
puts "#############################################################
addWellTap -cell BITIE_A9TR -cellInterval $welltap_interval -fixedGap -skipRow 1 -prefix WELLTAP

puts "#############################################################
puts "################### Placing Pins ###################
puts "#############################################################
editPin -pinWidth 0.1 -pinDepth 0.22 -fixedPin 1 -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Top -layer 3 -spreadType center -spacing 10.0 -pin {serial_out serial_clk_phi2 serial_clk_phi1 chip_select}
editPin -pinWidth 0.1 -pinDepth 0.22 -fixedPin 1 -fixOverlap 1 -unit MICRON -spreadDirection counterclockwise -side Bottom -layer 3 -spreadType center -spacing 10.0 -pin {serial_out_enable serial_in Enable serial_in}
editPin -pinWidth 0.1 -pinDepth 0.22 -fixedPin 1 -fixOverlap 1 -unit MICRON -spreadDirection counterclockwise -side Left -layer 3 -spreadType center -spacing 10.0 -pin {mac_wait_test mac_wait global_rstn}

editPin -pinWidth 0.1 -pinDepth 0.22 -fixedPin 1 -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Right -layer 3 -spreadType center -spacing 10.0 -pin {phi2 phi1}

puts "#############################################################"
puts "################### Placing Cells ###################"
puts "#############################################################"
setPlaceMode -fp false
placeDesign

puts "#############################################################"
puts "################### Moving Black Boxes ###################"
puts "#############################################################"
setObjFPlanBox Instance rvt_mac $bb1_bl_x $bb1_bl_y $bb1_tr_x $bb1_tr_y
setObjFPlanBox Instance hvt_mac $bb2_bl_x $bb2_bl_y $bb2_tr_x $bb2_tr_y

puts "#############################################################"
puts "################### Trial Routing ###################"
puts "#############################################################"
trialRoute -maxRouteLayer 6 -floorplanMode

puts "#############################################################"
puts "################### Loading Netlists ###################"
puts "#############################################################"
loadBlackBoxNetlist ../hdl/mac32_serial_wrapper_rvt_synth.v
loadBlackBoxNetlist ../hdl/mac32_serial_wrapper_hvt_synth.v

puts "#############################################################"
puts "################### Placing Cells ###################"
puts "#############################################################"
placeDesign

puts "#############################################################"
puts "################### Moving Black Boxes ###################"
puts "#############################################################"
setObjFPlanBox Instance rvt_mac $bb1_bl_x $bb1_bl_y $bb1_tr_x $bb1_tr_y
setObjFPlanBox Instance hvt_mac $bb2_bl_x $bb2_bl_y $bb2_tr_x $bb2_tr_y

puts "#############################################################"
puts "################### Converting to Fence ###################"
puts "##############################################################################"
convertBlackBoxToFence -cell mac32_serial_wrapper_rvt
convertBlackBoxToFence -cell mac32_serial_wrapper_hvt
puts "##########################################################################"
puts "##### Placing Cells ######
puts "##########################################################################"
placeDesign -inPlaceOpt
puts "##########################################################################"
puts "##### Adding Filler ######
puts "##########################################################################"
set fillercap_cells [list FILLSGCAP128_A9TH FILLSGCAP64_A9TH
                    FILLSGCAP32_A9TH FILLSGCAP16_A9TH FILLSGCAP8_A9TH FILLSGCAP4_A9TH]
set filler_cells [list FILL128_A9TH FILL64_A9TH FILL32_A9TH FILL16_A9TH
                 FILL8_A9TH FILL4_A9TH FILL2_A9TH FILL1_A9TH]
foreach fill_cell $filler_cells fillcap_cell $fillercap_cells {
    set fill_cells [list $fill_cell $fillcap_cell]
    addFiller -cell $fill_cells -prefix FILLER
}
puts "##########################################################################"
puts "##### Special Route ######
puts "##########################################################################"
sroute
puts "##########################################################################"
puts "##### Detail Route ######
puts "##########################################################################"
globalDetailRoute
puts "##########################################################################"
puts "##### Verifying Geometry ######
puts "##########################################################################"
verifyGeometry
puts "##########################################################################"
puts "##### Write Post-route Verilog ######
puts "##########################################################################"
saveNetlist ../hdl/postroute/\$\{basename\}.v
puts "##########################################################################"
puts "##### Write SDF File ######
puts "##########################################################################"
puts "###########################################################"
write_sdf ../*.sdf
puts "###########################################################"
puts "################### Streaming Out GDSII ###################"
puts "###########################################################"
streamOut ../*.gds -mapFile ../*.map -libName DesignLib -structureName $structure_name -stripes 1 -units 2000 -mode ALL
#exit