A Low Power 10 GHz Phase Locked Loop for Radar Applications Implemented in 0.13 um SiGe Technology
Metadata Field | Value | Language |
---|---|---|
dc.contributor.advisor | Dai, Fa Foster | |
dc.contributor.author | Souder, William | |
dc.date.accessioned | 2009-04-14T20:13:49Z | |
dc.date.available | 2009-04-14T20:13:49Z | |
dc.date.issued | 2009-04-14T20:13:49Z | |
dc.identifier.uri | http://hdl.handle.net/10415/1631 | |
dc.description.abstract | In today's society there is a growing trend where microwave wireless devices are becom- ing common in every household and workplace. The increasing desire for these devices is to create smaller low power devices. There is a growing need in today's wireless industry for high speed low noise, low power integrated frequency synthesizers. Frequency synthesizers can be found in nearly all aspects of wireless communication. One of the more popular frequency synthesizers, the phase locked loop (PLL), will be presented in this paper. This PLL was developed according to the design speci cations required by Dr. Fa Foster Dai and the United States Army Space and Missile Defense Command. This thesis will present the design, simulation, and testing results of a 13 GHz phase locked loop developed for military radar applications. | en |
dc.rights | EMBARGO_NOT_AUBURN | en |
dc.subject | Electrical Engineering | en |
dc.title | A Low Power 10 GHz Phase Locked Loop for Radar Applications Implemented in 0.13 um SiGe Technology | en |
dc.type | thesis | en |
dc.embargo.length | NO_RESTRICTION | en_US |
dc.embargo.status | NOT_EMBARGOED | en_US |