Search
Now showing items 1-1 of 1
Controlled Transition Density Based Power Constrained Scan-BIST with Reduced Test Time
(2012-03-08)
Controlling power dissipation in large circuits during test sessions is one of the major concerns in VLSI testing. The reason behind the high power dissipation during test is because unlike normal mode operation of the ...