Now showing items 1-1 of 1
Reducing ATE Test Time by Voltage and Frequency Scaling
During wafer sort, the fabricated chips are subjected to tests that verify if they meet the design specification. Test application time plays a critical role while verifying large volume of dice in a given period of time. ...