Show simple item record

dc.contributor.advisorStroud, Charles
dc.contributor.authorPulukuri, Mary
dc.date.accessioned2010-05-04T18:15:45Z
dc.date.available2010-05-04T18:15:45Z
dc.date.issued2010-05-04T18:15:45Z
dc.identifier.urihttp://hdl.handle.net/10415/2139
dc.description.abstractCurrent Field Programmable Gate Arrays (FPGAs) incorporate special cores, apart from logic, such as digital signal processor (DSP) cores. The DSP cores can be cascaded to implement complex functions. An effective test approach for testing the logic and configuration memory associated with these embedded cores is essential. The thesis presents an effective approach for testing digital signal processor cores embedded in Virtex-4 and Virtex-5 FPGAs using Built-In Self-Test (BIST) methodology. Since the BIST circuitry can be programmed in the logic present inside the FPGA that is not being tested at the time, there is no area overhead or performance penalty. The implementation and verification of the developed BIST configurations was done on various families and sizes of Virtex-4 and Virtex-5 FPGAs. The developed BIST configurations also detected manufacturing faults in some of the Virtex-4 engineering sample parts.en
dc.rightsEMBARGO_NOT_AUBURNen
dc.subjectElectrical Engineeringen
dc.titleBuilt-In Self-Test for Digital Signal Processor Cores in Virtex-4 and Virtex-5 Field Programmable Gate Arraysen
dc.typethesisen
dc.embargo.lengthNO_RESTRICTIONen_US
dc.embargo.statusNOT_EMBARGOEDen_US


Files in this item

Show simple item record