

DIE STRESS CHARACTERIZATION AND INTERFACE DELAMINATION STUDY
IN FLIP CHIP ON LAMINATE ASSEMBLIES

Except where reference is made to the work of others, the work described in this dissertation is my own or was done in collaboration with my advisory committee. This dissertation does not include proprietary or classified information.

Md. Sayed Kaysar Rahim

Certificate of Approval:

Richard C. Jaeger, Co-Chair
Distinguished University Professor
Electrical and Computer Engineering

Jeffrey C. Suhling, Co-Chair
Quina Distinguished Professor
Mechanical Engineering

Pradeep Lall
Associate Professor
Mechanical Engineering

Roy W. Knight,
Assistant Professor
Mechanical Engineering

Stephen L. McFarland
Acting Dean
Graduate School

DIE STRESS CHARACTERIZATION AND INTERFACE DELAMINATION STUDY
IN FLIP CHIP ON LAMINATE ASSEMBLIES

Md. Sayed Kaysar Rahim

A Dissertation
Submitted to
the Graduate Faculty of
Auburn University
in Partial Fulfillment of the
Requirements for the
Degree of
Doctor of Philosophy

Auburn, Alabama

August 8, 2005

DIE STRESS CHARACTERIZATION AND INTERFACE DELAMINATION STUDY
IN FLIP CHIP ON LAMINATE ASSEMBLIES

Md. Sayed Kaysar Rahim

Permission is granted to Auburn University to make copies of this thesis at its discretion, upon request of individuals or institutions and their expense. The author reserves all publication rights.

Signature of Author

Date of Graduation

VITA

Md. Kaysar. Rahim, son of Md. Abdur Rahim and Shamima Akhtar, was born on January 1, 1972, in Rajshahi, Rajshahi Province, Bangladesh. He graduated from Rajshahi University School and College in 1989. He went to Bangladesh University of Engineering and Technology, and graduated with the degree of Bachelor of Mechanical Engineering in July of 1996. After his graduation, he joined the faculty of the Mechanical Engineering Department of Bangladesh Institute of Technology, and performed his teaching and research duties in the area of structural design, and experimental mechanics. He started his graduate studies in the Mechanical Engineering Department, Auburn University, Alabama, in September 1998.

DISSERTATION ABSTRACT
DIE STRESS CHARACTERIZATION AND INTERFACE DELAMINATION STUDY
IN FLIP CHIP ON LAMINATE ASSEMBLIES

Md. Sayed Kaysar Rahim

Doctor of Philosophy, August 8, 2005
(M.S., Auburn University, 2004)
(B. S., Bangladesh University of Engineering And Technology, 1996)

292 Typed Pages

Directed by Jeffrey C. Suhling and Richard C. Jaeger

Thermo-mechanical reliability of flip chip on laminate packaging is a major concern when the assemblies are exposed to harsh operating environments such as space or automotive underhood applications. In this study, structural and thermal reliability of flip chip packages have been investigated during the assembly process and accelerated life testing using piezoresistive stress sensing test chips. Both 5 x 5 mm (FC200) and 10 x 10 mm (FC400) test chips fabricated on (111) silicon were utilized to characterize the complete die stress state on the device side of the chip in flip chip on laminate assemblies. The FC200 chip includes 11 eight-element sensor rosettes, a diode for temperature measurement, an eight-bit fuse style chip ID, and contains 200 μm (8 mil)

pitch perimeter solder bumps. The FC400 chip includes 19 stress sensor rosettes, 2 diodes for temperature measurement, a 10-bit fuse style chip ID, an embedded full coverage heater for heat transfer or power cycling experiments, and also contains 200 μm pitch perimeter solder bumps.

This flip chip study is divided into four parts. In the first part of this work, transient die stress measurements have been made during underfill cure, and the room temperature die stresses in final cured assemblies have been compared for several different underfill encapsulants. The experimental stress measurements in the flip chip samples were then correlated with finite element predictions for the tested configurations. It is well known that underfill has significant impact on flip chip package reliability. To investigate the effects of underfill on thermo-mechanical behavior of flip chip packages, three different underfill materials were used in this study. A total of 75 flip chip test boards (1 die size x 3 underfills x 25 samples per combination) were assembled at the CAVE SMT Line at Auburn University. In each assembly, the three-dimensional die surface stresses have been recorded during underfill cure, and after underfill cure (room temperature).

In the second part of this work, the silicon die stresses occurring in flip chip assemblies have been characterized and modeled at extremely low temperatures. Stress measurements have been made down to $-180\text{ }^{\circ}\text{C}$ using test chips incorporating piezoresistive sensor rosettes. The obtained stress measurement data have been correlated with the predictions of nonlinear finite element models. A microtester has been used to characterize the stress-strain behavior of the solder and underfill encapsulant from -180 to $150\text{ }^{\circ}\text{C}$ to aid in this modeling effort.

In the third part of this work, the stress variations occurring during thermal cycling from -40 to +125 °C have been characterized. These measurements have been correlated with the delaminations occurring at the die passivation to underfill interface measured using C-mode Scanning Acoustic Microscopy (C-SAM). With this approach, the stress distributions across the chip, and the stress variations at particular locations at the die to underfill interface have been interrogated for the entire life of the flip chip assembly. In order to correlate the stress changes at the sensor sites with delamination onset and propagation, CSAM evaluation of the test assemblies was performed after every 125 thermal cycles.

A total of 75 flip chip assemblies with 3 different underfills have been evaluated. For each assembly, the complete histories of three-dimensional die surface stresses and delamination propagation have been recorded versus the number of thermal cycles. The stress histories that lead to delamination initiation for each underfill encapsulant, and the variation of the stresses that occur before and during delamination propagation have been identified. The progressions of stress and delamination have been mapped across the entire surface of the die, and a series of stress/delamination videos have been produced. One of the most important discoveries is that the shear stresses occurring at the corners of flip chip die have been demonstrated to be a suitable proxy for prognostic determination of future delamination initiations and growth. Thus, shear stress sensors have great potential as health-monitoring devices in flip chip packaging.

In the fourth and final part of this work, die stress characterization was performed in flip chip assemblies utilizing a new low expansion coefficient laminate material. The new substrate material is a hybrid laminate formed using a combination of standard glass

fiber reinforced resin outer layers (FR-4), with a carbon fiber reinforced resin core layer. The carbon fiber based central core (STABLCOR) features both high stiffness and high thermal conductivity, as well as near zero thermal expansion coefficient. Because of the extremely low expansion coefficient of the carbon fiber core and the bonded nature of the laminate, the surface CTE of the hybrid laminate PCB stack-up is typically in the range of 2.0-4.0 ppm/°C over the temperature range of -55 to 150 °C, which is much lower than the typical 13.0-20.0 ppm/°C seen with standard FR-4 based laminates. In addition, the high stiffness of the carbon fiber based core can help reduce PCB warpage issues, as well as vastly improve the net heat conduction characteristics of the PCB substrate

FC200 and FC400 flip chip test die were packaged on the low expansion laminates, and the die surface stresses were measured throughout the assembly process. Die stress measurements have been made during underfill cure, and at room temperature after final assembly. The results have been compared to those from analogous FR-406 substrate assemblies. Significant stress reductions have been observed when using the low expansion coefficient laminate.

ACKNOWLEDGEMENTS

The author would like to thank his advisor Dr. Jeffrey C. Suhling and co-advisor Dr Richard C. Jaeger for their directions, patience and encouragement. The author also wishes to acknowledge the financial support of the NSF Center for Advanced Vehicle Electronics (CAVE), the NASA Center for Space Power and Advance Electronics (CSPA), and the Alabama Microelectronics Science and Technology Center (AMSTC).

The author would like to thank all of his friends for their support and understanding. Finally, many thanks go to his parents Md. Abdur Rahim, and Shamima Akhtar, and his one sister and brother for their love as a family.

Style manual or journal used Guide to Preparation and Submission of Theses and
Dissertations

Computer software used Microsoft Office 2003, Adobe Photoshop, Solid Edge, Patran,
ANSYS, MathCAD, Visual Basic, LabView and Sigma Plot

TABLE OF CONTENTS

List of Figures	xiv
List of Tables	xxii
1. INTRODUCTION	1
2. LITERATURE REVIEW	13
3. REVIEW OF PIEZORESISTIVE THEORY	33
3.1. General Resistance Change Equations	33
3.2. Resistance Change Equations for Silicon Wafer Planes	37
4. (111) SILICON TEST CHIPS	44
4.1. JSE (111) Silicon Test Chips (FC200)	44
4.1.1 Optimized Eight-Element Rosette	
4.1.2 FC200 Silicon Test Chip	
4.2. Calibration Results for FC200 and FC400 Test Chips	54
4.2.1 Four-Point Bending Tests	
4.2.2 Hydrostatics Tests	
4.2.3 TCR Measurements	
4.2.4 Hydrostatic Test Procedure	
4.3. Test Chip Application Procedure	66
4.3.1 Resistance Measurements	

5. DIE STRESS CHARACTERIZATION IN FLIP CHIP ON LAMINATE ASSEMBLIES	80
5.1. Introduction	80
5.2. Stress Equations for Test Chips Characterizations	88
5.3. Stress Test Chips	91
5.4. Test Board Assembly	94
5.5. Flip Chip Stress Measurements	104
5.5.1 Stress Variation During Underfill Cure	
5.5.2 Stresses After Underfill Encapsulation	
5.6. Finite Element Correlations	124
5.7. Die Stress Variation with Temperature (-40 to +150 °C)	137
5.8. Summary	139
6. MEASUREMENT OF ELECTRONIC PACKAGING MATERIAL BEHAVIOR AND FLIP CHIP DIE STRESSES AT EXTREME LOW TEMPERATURES	144
6.1. Introduction	144
6.2. Packaging Technologies and Test Chips	148
6.3. Test Results (-180 to +150 °C)	158
6.4. Finite Element Simulations and Low Temperature Material Characterization	164
6.5. Summary	176
7. FUNDAMENTALS OF DELAMINATION INITIATION AND GROWTH IN FLIP CHIP ASSEMBLIES	177
7.1. Introduction	177
7.2. Stress Test Chips	181
7.3. Test Board Assembly	183
7.4. Flip Chip Stress Measurements	187

7.5. Thermal Cycling Experiments	187
7.5.1 Interface Delamination Initiation and Growth	
7.5.2 Stress Variation During Thermal Cycling	
7.5.3 Leading Indicators-of-Failure	
7.6. Summary	219
8. LOW EXPANSION PCB FOR MINIMIZING DIE STRESSES IN FLIP CHIP ON LAMINATE ASSEMBLIES	225
8.1. Introduction	225
8.2. Packaging Technology and Test Chips	228
8.3. Comparison of Test Results with FR4 Flip Chip Assembly	231
8.3.1 Stress Variation During Underfill Cure	
8.3.2 Stresses After Underfill Encapsulation	
8.3.3 Temperature Dependent Stress Measurements	
8.4. Summary	244
9. SUMMARY AND CONCLUSION	246
BIBLIOGRAPHY	252

LIST OF FIGURES

Figure 1.1: Piezoresistive Sensor Concept	4
Figure 1.2: Typical Cross-Section of a Flip Chip Package	8
Figure 3.1: Filamentary Silicon Conductor	34
Figure 3.2: (100) Silicon Wafer	38
Figure 3.3: (111) Silicon Wafer	41
Figure 4.1: Optimized Eight-Element Rosette	45
Figure 4.2: Calibration Methods to Obtain Piezoresistive Coefficients	50
Figure 4.3: FC200 Flip Chip Test Die (5 x 5 mm)	52
Figure 4.4: Photograph of FC200 Sensor Rosette	53
Figure 4.5: Cross Sectional Schematic of FC200 Resistors	53
Figure 4.6: Four Point Bending Loading Fixture	55
Figure 4.7: Typical Normalized Resistance Change vs. Uniaxial Stress Data for the FC200/FC400 Flip Chip p-Type sensors	57
Figure 4.8: Typical Normalized Resistance Change vs. Uniaxial Stress Data for the FC200/FC400 Flip Chip n-Type sensors	58
Figure 4.9: TCR and Hydrostatic Printed Circuit Board	61
Figure 4.10: Wire-Bonded Die for TCR and Hydrostatic Tests	63
Figure 4.11: Hydrostatic Test Setup	64
Figure 4.12: Hydrostatic Pressure Vessel	65
Figure 4.13: Labview Program Logic for Test Chips Measurement	68

Figure 4.14: Labview Program Interface for Test Chips Measurement	69
Figure 4.15: Interface Board and Junction Box for Test Chips Measurement	72
Figure 4.16: Rosette Types 1 and 2 (Horizontal and Vertical)	73
Figure 4.17: Measurement Rosette Numbering on a 200 x 200 mil FC200 Test Chip	74
Figure 4.18: Typical Resistance Measurement Wiring Diagram for the FC200 Test Chip Rosette	75
Figure 4.19: Bias for Half Bridge Resistance Measurements	78
Figure 4.20: Bias for Resistance Measurements (Upper Arm of Half-Bridge)	78
Figure 4.21: Bias for Resistance Measurements (Low Arm of Half-Bridge)	79
Figure 5.1: Typical Cross-Section of a Flip Chip Package	81
Figure 5.2: Shearing of Solder Bumps During Temperature Cycling	82
Figure 5.3: Solder Joint Failure in a Flip Chip Packages Due to Llarge Shear Strains	82
Figure 5.4: Underfill/Die Interface Delamination and Solder Joint Fatigue Failure	84
Figure 5.5: Bending of a Flip Chip Assembly	85
Figure 5.6: Die Cracking	85
Figure 5.7: FC200 Flip Chip Test Die (5 x 5 mm)	92
Figure 5.8: Photograph of FC200 Sensor Rosette	93
Figure 5.9: PCB Design Layout for FC200 Flip Chip Assembly	96
Figure 5.10: Photos of an Assembled Test Board and Test Chip	97
Figure 5.11: Finger Soldermask Design	98
Figure 5.12: The Flip Chip Assembly and Underfilling Process Steps	99
Figure 5.13: Flip Chip Assembly with Different Underfills	101
Figure 5.14: Rosette Sites for Stress Measurement	103
Figure 5.15: Underfill Temperature Variation with Time in the Cure Oven	105

Figure 5.16: Typical Normal Stress Variation During Underfill Cure	106
Figure 5.17: Typical In-Plane Shear Stress Variation During Underfill Cure	107
Figure 5.18: Typical Normal Stress Variation During Underfill Cure for Underfill UF2	110
Figure 5.19: Typical Normal Stress Variation During Underfill Cure for Underfill UF3	110
Figure 5.20: In-Plane Shear Stress Variation During Underfill Cure for Underfill UF2	111
Figure 5.21: In-Plane Shear Stress Variation During Underfill Cure for Underfill UF3	111
Figure 5.22: Average Stresses after Underfill Cure	113
Figure 5.23: Average Stresses after Underfill Cure	114
Figure 5.24: Average Stresses after Underfill Cure	115
Figure 5.25: Average Stresses after Underfill Cure	116
Figure 5.26: Average Stresses after Underfill Cure	117
Figure 5.27: Average Stresses after Underfill Cure	118
Figure 5.28: Elastic Modulus vs. Temperature	119
Figure 5.29: Average Interfacial Stresses after Underfill Cure	122
Figure 5.30: Cross-Section Along Outside Row of Solder Balls Showing Non-Uniform Underfill Fillet (Dispense Corner is on the Left Side)	123
Figure 5.31: Comparison of Normal Stresses at the Die Center for the Three Underfills	125
Figure 5.32: Comparison of Shear Stresses at the Die Dispense Corner for the Three Underfills	126
Figure 5.33: Finite Element Mesh (UF1)	128
Figure 5.34: Dimensions of the Flip Chip on Laminate Assemblies	129

Figure 5.35: Underfill UF1 Stress-Strain Curves (-175 to +150 °C) [144]	130
Figure 5.36: Packaging Material Properties for FEM Simulations	130
Figure 5.37: Correlation of Test Chip Measurements with Finite Element Simulations (UF1)	131
Figure 5.38: Correlation of Test Chip Measurements with Finite Element Simulations (UF1)	132
Figure 5.39: Correlation of Test Chip Measurements with Finite Element Simulations (UF1)	133
Figure 5.40: Correlation of Test Chip Measurements with Finite Element Simulations (UF1)	134
Figure 5.41: Numerical Prediction of the In-Plane Shear Stress Distributions Along the Four Chip Diagonals	136
Figure 5.42: Correlation of the In-Plane Shear Stresses	136
Figure 5.43: Die Normal Stress vs. Temperature (Underfill UF1)	138
Figure 5.44: Die Shear Stress vs. Temperature (Underfill UF1)	138
Figure 5.45: Die Normal Stress vs. Temperature (Underfill UF2)	140
Figure 5.46: Die Shear Stress vs. Temperature (Underfill UF2)	140
Figure 5.47: Die Normal Stress vs. Temperature (Underfill UF3)	141
Figure 5.48: Die Shear Stress vs. Temperature (Underfill UF3)	141
Figure 6.1: Typical Harsh Environment Electronics Temperature Ranges	145
Figure 6.2: Temperature Extremes for Planetary Missions	146
Figure 6.3: Chip on Board Assembly (Flip Chip)	149
Figure 6.4: Test Chip with Piezoresistive Sensors	151
Figure 6.5: Eight Element Piezoresistive Sensor Rosette	152
Figure 6.6: Flip Chip Assembly Incorporating Stress Test Chip	155
Figure 6.7: Rosette Sites for Stress Measurement	157

Figure 6.8: Measured Die Stress Variation with Temperature	159
Figure 6.9: Measured Die Stress Variation with Temperature	160
Figure 6.10: Resistance vs. Temperature for the Resistor Sensors (Stress Free Conditions)	162
Figure 6.11: Resistance vs. Temperature for the Resistor Sensors (Stress Free Conditions)	163
Figure 6.12: Corrected Measurements of the Die Stress Variation with Temperature	165
Figure 6.13: Microtester and Associated Environmental Chamber	166
Figure 6.14: Test Specimens: Underfill Encapsulant and Solder	168
Figure 6.15: Underfill Stress-Strain Curves (-175 to +150 °C)	169
Figure 6.16: Solder Stress-Strain Curves (-175 to +25 °C)	170
Figure 6.17: Elastic Modulus vs. Temperature for Underfill (-175 to +150 °C)	171
Figure 6.18: Elastic Modulus vs. Temperature for Solder (-175 to +150 °C)	171
Figure 6.19: Finite Element Mesh for the Flip Chip Test Assembly	173
Figure 6.20: Finite Element Predictions for the Normal Stress Difference Contours at Various Temperatures	174
Figure 6.21: Correlation between Finite Element Predictions and Experimental Data	175
Figure 7.1: FC200 Flip Chip Test Die (5 x 5 mm)	182
Figure 7.2: Photos of an Assembled Test Board and Test Chip	184
Figure 7.3: Rosette Sites for Stress Measurement	186
Figure 7.4: Temperature Profile for Thermal Cycling	189
Figure 7.5: Typical CSAM Image of the Underfill to Die Interface in a Flip Chip Assembly	190
Figure 7.6: Typical Delamination History for a Single Flip Chip Assembly (Underfill UF1, Board 22)	192

Figure 7.7: Typical Delamination History for a Single Flip Chip Assembly (Underfill UF2, Board 10)	193
Figure 7.8: Typical Delamination History for a Single Flip Chip Assembly (Underfill UF3, Board 16)	194
Figure 7.9: Initial and Final CSAM Images for the Flip Chip Assemblies with Underfill UF1	195
Figure 7.10: Initial and Final CSAM Images for the Flip Chip Assemblies with Underfill UF2	196
Figure 7.11: Initial and Final CSAM Images for the Flip Chip Assemblies with Underfill UF3	197
Figure 7.12: Average Stress Variation with Thermal Cycling	200
Figure 7.13: Average Stress Variation with Thermal Cycling	201
Figure 7.14: Average Stress Variation with Thermal Cycling	202
Figure 7.15: Average Stress Variation with Thermal Cycling	203
Figure 7.16: Normal Stress Variation with Thermal Cycling	205
Figure 7.17: Stress History at Site S9 (Lower Left Corner)	207
Figure 7.18: Stress History at Site S9 (Lower Left Corner)	209
Figure 7.19: Corner Delamination Status (UF2, Board 3)	210
Figure 7.20: Stress Histories at Corner Sites (UF2, Board 3)	210
Figure 7.21: Corner Delamination Status (UF1, Board 21)	211
Figure 7.22: Stress Histories at Corner Sites (UF1, Board 21)	211
Figure 7.23: Corner Delamination Status (UF3, Board 16)	212
Figure 7.24: Stress Histories at Corner Sites (UF1, Board 16)	212
Figure 7.25: Stress Variation at Non-Delaminated Corners (Underfill UF1)	213
Figure 7.26: Stress Variation at Delaminated Corners (Underfill UF1)	214

Figure 7.27: Stress Variation at Non-Delaminated Corners (Underfill UF2)	215
Figure 7.28: Stress Variation at Delaminated Corners (Underfill UF2)	216
Figure 7.29: Stress Variation at Non-Delaminated Corners (Underfill UF3)	217
Figure 7.30: Stress Variation at Delaminated Corners (Underfill UF3)	218
Figure 7.31: Typical Normal Stress History at the Center of the Die in An Example Flip Chip Assembly (Underfill UF2)	220
Figure 7.32: Typical Normal Stress History at the Center of the Die in An Example Flip Chip Assembly (Underfill UF1)	221
Figure 7.33: Typical Normal Stress History at the Center of the Die in An Example Flip Chip Assembly (Underfill UF3)	222
Figure 8.1: Example Hybrid PCB Laminate Incorporating Low CTE Carbon Fiber Based Core (STABLCOR)	227
Figure 8.2: Flip Chip Assembly on Low CTE Carbon Fiber Based Core (STABLCOR)	229
Figure 8.3: STABLCOR Flip Chip Assembly Incorporating Stress Test Chip	230
Figure 8.4: Rosette Sites for Stress Measurement	232
Figure 8.5: In-Plane Normal Stress Difference Variation During Underfill Cure for Different Substrate Configurations (FR-406 and STABLCOR)	233
Figure 8.6: In-Plane Shear Stress Variation During Underfill Cure for Different Substrate Configurations (FR-406 and STABLCOR)	234
Figure 8.7: Average In-Plane Normal Stress After Cure for Different Substrate Configurations (FR-406 and STABLCOR)	236
Figure 8.8: Average In-Plane Normal Stress Difference After Cure for Different Substrate Configurations (FR-406 and STABLCOR)	237
Figure 8.9: Average In-Plane Shear Stress After Cure for Different Substrate Configurations (FR-406 and STABLCOR)	238
Figure 8.10: Average Interfacial Shear Stress After Cure for Different Substrate Configurations (FR-406 and STABLCOR)	239

Figure 8.11: Comparison of Average In-Plane Normal Stress for Different Substrate Configurations (FR-406 and STABLCOR)	240
Figure 8.12: Comparison of Average In-Plane Shear Stress for Different Substrate Configurations (FR-406 and STABLCOR)	241
Figure 8.13: Comparison of In-Plane Normal Stress Difference Variation with Temperature for Different Substrate Configurations (FR-406 and STABLCOR)	242
Figure 8.14: Comparison of In-Plane Shear Stress Variation with Temperature for Different Substrate Configurations (FR-406 and STABLCOR)	243

LIST OF TABLES

Table 4.1: Four Point Bending Calibration Results for the FC200/FC400 p-Type Sensors	56
Table 4.2: Four Point Bending Calibration Results for the FC200/FC400 n-Type Sensors	56
Table 4.3: All Six Calibrated Piezoresistive Coefficients	62
Table 4.4: Connection between Bonding Pads and Channels in a Bank of One Scanner Card	76
Table 5.1: Calibrated Piezoresistive Coefficients	94
Table 5.2: Underfill Properties (Vendor Specified)	102
Table 8.1: Laminate Types for Test Boards	228

CHAPTER 1

INTRODUCTION

Structural reliability of integrated circuit (IC) chips in electronic packages continues to be a major concern due to ever-increasing die size, circuit densities, power dissipation, operating temperatures, and the use of a wide range of low-cost packaging materials. Stress related problems are prevalent in every stage of semiconductor manufacturing. When a semiconductor wafer undergoes fabrication processes, it is stressed due to the coefficient of thermal expansion mismatches between the silicon substrate and the deposited thin film layers. Localized stresses also occur due to discontinuities in these films. In addition to these wafer level stresses, assembly and packaging processes induce additional mechanical stresses on the chip and other packaging materials. These stresses can affect the quality and reliability of the assembled components. Such stresses arise due to several reasons including coefficient of thermal expansion mismatches, geometrical discontinuities, cyclical and random thermal loadings and handling during assemblies operations.

Typical IC packages are comprised of a variety of materials ranging from brittle materials (e.g. silicon) to ductile materials (e.g. solder). All of these materials expand and contract at different rates and have different elastic moduli. When such assemblages of materials are heated or cooled, the coefficient of thermal expansion mismatches lead to

thermal stresses. A silicon chip has a very uneven surface on a microscopic level after it has gone through the wafer fabrication process. In addition, local amplifications in stress can result from stress raisers such as sharp edges on the die, lead fingers, and die pad, or voids in the molding compound or die attach material. Typical reliability tests for IC packages involve thermal cycling them between hot and cold extreme temperatures. These cyclical temperature excursions can lead to delaminations and/or fatigue. Moreover, whenever devices on the chip are powered on and off, the associated ohmic heating and subsequent cooling produces additional thermal loading of the package. These cyclic and random thermal loadings are unavoidable, and the design of the packages must be optimized so that these stresses can be minimized. Mishandling or misprocessing during assembly can produce unacceptable peak stresses. Examples are improper wafer dicing, local unbonded areas in die attachment operations, and excessive pressure or ultrasonic energy applied during wire bonding. The stresses in this category can be managed by optimizing of assembly processes. Although each assembly step is potentially a stress producing operation, most of the stresses in the semiconductor chip are induced during die attachment (bonding) and during encapsulation such as the molding of plastic packages or underfilling of flip chip on laminate assemblies.

The microelectronics industry continues to seek higher density packaging and more chip complexity. This results in larger chips but smaller packages, so that the die is becoming a larger portion of the total package volume. Thus, mechanical stress levels in the silicon die continue to increase as the chip becomes a more significant structural element in the package. Also, the area array solder bump interconnection schemes used

in Direct Chip Attach (DCA) can put non-uniform loads across the die. These stress distributions can change rapidly over small length scales.

Stress analyses of electronic packages and their components have been performed using analytical, numerical, and experimental methods. Analytical investigations have been primarily concerned with finding closed-form elasticity solutions for layered structures, while numerical studies have typically considered finite element solutions for sophisticated package geometries. Experimental approaches have included the use of test chips incorporating piezoresistive stress sensors (semiconductor strain gages), and the use of optical techniques such as holographic interferometry, moiré interferometry, and photoelasticity.

Piezoresistive stress sensors are a powerful tool for experimental structural analysis of electronic packages. Figure 1.1 illustrates the basic application concepts. The structures of interest are semiconductor (e. g. silicon) chips that are incorporated into electronic packages. The sensors are resistors that are conveniently fabricated into the surface of the die using current microelectronic technology. The sensors are not mounted on the chips. Rather, they are an integral part of the structure (chip) to be analyzed by the way of the fabrication process. The stresses in the chip produce resistance changes in the sensors (due to the piezoresistive effect) that can be measured. Therefore, the sensors are capable of providing non-intrusive measurements of surface stress states on a chip even within encapsulated packages (where they are embedded sensors). If the piezoresistive sensors are calibrated over a wide temperature range, thermally induced stresses can be measured. Finally, a full-field mapping of the stress distribution over the surface of a die can be obtained using specially designed test chips, which incorporate an array of sensor rosettes.




Figure 1.1 – Piezoresistive Sensor Concept

Prior publications on stress sensing test chips have included sensor rosettes with up to eight resistors. Using n-type and p-type sensors at various orientations, several or all the stress components on the die surface can be measured. By monitoring packaging stresses using stress sensing test chips, a variety of accomplishments have been achieved. For instance, test chips have been used to provide a better understanding of the shear stress failure mechanisms in encapsulated packages. In addition, thermal stresses due to die attachment, molding, and temperature variation have been characterized. The effects of die size and package configuration on the stresses after molding have also been quantified for various package pin counts. Piezoresistive measurements have allowed molding compound materials to be evaluated with respect to their thermal-induced stress levels. Also, the effects of thermal cycling and delamination at the chip/encapsulant interface can be explored using test chips. Recently, thermal stress measurements of epoxy underfilled flip-chip on board devices were reported, and the effects of the curing conditions of the underfill were investigated. Details of these studies are discussed in the subsequent chapter (literature review).

Theoretical analysis has established that properly designed sensor rosettes on the (111) silicon wafer plane have several advantages relative to sensors fabricated using standard (100) silicon. In particular, optimized rosettes on (111) silicon can be used to measure the complete state of stress (six stress components) at a point on the top surface of the die, while optimized rosettes on (100) silicon can measure at most four stress components. Also, optimized sensors on (111) silicon offer the unique capability of measuring four temperature compensated combined stress components, while those on (100) silicon can only be used to measure two temperature compensated quantities.

Furthermore, it has been established that the (111) plane offers the opportunity to measure the highest number of stress components in a temperature compensated manner. This is particularly important, given the large thermally induced errors, which can often be found in stress sensor data. The four stress components, which can be measured in a temperature compensated manner using (111) silicon sensors, are the three shear stress components and the difference of the in-plane normal stress components. Details of these theoretical considerations are reviewed in chapter 3.

In this work, (111) silicon test chips containing an array of optimized piezoresistive stress sensor rosettes have been successfully applied within flip chip packaging configurations. Calibrated and characterized stress test chips were flip chip bonded on laminate substrate, and then the post packaging resistances of the sensors were recorded. These packaging resistances were monitored at room temperature, as a function of temperature excursion, and during long term packaging reliability qualification tests (thermal cycling). The stresses on the die surface were calculated using the measured resistance changes and the appropriate theoretical equations. For comparison purposes, three-dimensional nonlinear finite element simulations of the flip chip packages were also performed, and the stress predictions were correlated with the experimental test chip data.

In the early chapters of this thesis, silicon piezoresistive theory has been reviewed to allow for understanding of the equations utilized for stress calculation on the die surface. General resistance change equations have been expressed in the unprimed crystallographic system, and in an arbitrarily rotated primed coordinate system. The ensuing resistance change equations for (111) silicon wafer planes were then extracted. The (111) silicon test chips used in this study contain sensors rosettes with p-type and n-type sensor sets, each

with resistor elements making angles of $\phi = 0, \pm 45, 90^\circ$ with respect to x'_1 -axis perpendicular to the wafer flat. For the (111) silicon case, this eight-element dual polarity rosette has been optimized to measure all six-stress components (four in a temperature compensated manner). This is a particularly important attribute, given the large errors which can be introduced into non-temperature compensated stress sensor data when the temperature change T is not precisely known. The four measurable temperature compensated stress components are $(\sigma'_{11} - \sigma'_{22}), \sigma'_{12}, \sigma'_{13}, \sigma'_{23}$.

In this work, an extensive study on thermo-mechanical evaluation of flip chip packages has been performed. The use of flip chip technology is increasing with the demands for high-density packaging and electronics miniaturization. It is an attractive solution for many system designs, including digital watches, cellular phones, disk drives, and personal digital assistants, which are constrained by size, I/O density, electrical performance (e.g., signal speed), reliability, or cost. Flip chip technology offers high I/O density on a small footprint with fast signal processes, due to the short electrical interconnect length. Flip chip assembly refers to a method by which a solder bumped bare integrated circuit (IC) die is attached, face down, directly to a substrate (ceramic, silicon, or laminate). A schematic of a flip chip on laminate assembly is shown in Figure 1.2. This attachment method eliminates the need for conventional first level IC packaging. Die that are to be used as flip chips leave the wafer fabrication and are maintained in wafer form until the bumping operations are complete. By batch processing wafers, millions of I/O can be bumped at once, in contrast to wire bonds, which are generated one I/O at a time. It is important to note that flip chips have been used by IBM in electronic systems since the 1960's. Widespread use of flip chip as a




Figure 1.2 - Typical Cross-Section of a Flip Chip Package

surface mount alternative has been slow to develop due to the multi-million dollar investment in capital equipment required to bump wafers using traditional bumping techniques (i.e. vapor deposition, photolithography, electroplating, etc.). Over the past decade, many advances have been made towards generating low cost flip chip on laminate solutions.

Thermo-mechanical reliability of flip chip on laminate packaging is a major concern when the assemblies are exposed to harsh operating environments such as space or automotive underhood applications. In this study, structural and thermal reliability of flip chip packages have been investigated during the assembly process and accelerated life testing using piezoresistive stress sensing test chips. Both 5 x 5 mm (FC200) and 10 x 10 mm (FC400) test chips fabricated on (111) silicon were utilized to characterize the complete die stress state on the device side of the chip in flip chip on laminate assemblies. The FC200 chip includes 11 eight-element sensor rosettes, a diode for temperature measurement, an eight-bit fuse style chip ID, and contains 200 μm (8 mil) pitch perimeter solder bumps. The FC400 chip includes 19 stress sensor rosettes, 2 diodes for temperature measurement, a 10-bit fuse style chip ID, an embedded full coverage heater for heat transfer or power cycling experiments, and also contains 200 μm pitch perimeter solder bumps.

This flip chip study is divided into four parts. In the first part of this work, transient die stress measurements have been made during underfill cure, and the room temperature die stresses in final cured assemblies have been compared for several different underfill encapsulants. The experimental stress measurements in the flip chip samples were then correlated with finite element predictions for the tested configurations.

It is well known that underfill has significant impact on flip chip package reliability. To investigate the effects of underfill on thermo-mechanical behavior of flip chip packages, three different underfill materials were used in this study. A total of 75 flip chip test boards (1 die size x 3 underfills x 25 samples per combination) were assembled at the CAVE SMT Line at Auburn University. In each assembly, the three-dimensional die surface stresses have been recorded during underfill cure, and after underfill cure (room temperature).

In the second part of this work, the silicon die stresses occurring in flip chip assemblies have been characterized and modeled at extremely low temperatures. Stress measurements have been made down to $-180\text{ }^{\circ}\text{C}$ using test chips incorporating piezoresistive sensor rosettes. The obtained stress measurement data have been correlated with the predictions of nonlinear finite element models. A microtester has been used to characterize the stress-strain behavior of the solder and underfill encapsulant from -180 to $150\text{ }^{\circ}\text{C}$ to aid in this modeling effort.

In the third part of this work, the stress variations occurring during thermal cycling from -40 to $+125\text{ }^{\circ}\text{C}$ have been characterized. These measurements have been correlated with the delaminations occurring at the die passivation to underfill interface measured using C-mode Scanning Acoustic Microscopy (C-SAM). With this approach, the stress distributions across the chip, and the stress variations at particular locations at the die to underfill interface have been interrogated for the entire life of the flip chip assembly. In order to correlate the stress changes at the sensor sites with delamination onset and propagation, CSAM evaluation of the test assemblies was performed after every 125 thermal cycles.

A total of 75 flip chip assemblies with 3 different underfills have been evaluated. For each assembly, the complete histories of three-dimensional die surface stresses and delamination propagation have been recorded versus the number of thermal cycles. The stress histories that lead to delamination initiation for each underfill encapsulant, and the variation of the stresses that occur before and during delamination propagation have been identified. The progressions of stress and delamination have been mapped across the entire surface of the die, and a series of stress/delamination videos have been produced. One of the most important discoveries is that the shear stresses occurring at the corners of flip chip die have been demonstrated to be a suitable proxy for prognostic determination of future delamination initiations and growth. Thus, shear stress sensors have great potential as health-monitoring devices in flip chip packaging.

In the fourth and final part of this work, die stress characterization was performed in flip chip assemblies utilizing a new low expansion coefficient laminate material. The new substrate material is a hybrid laminate formed using a combination of standard glass fiber reinforced resin outer layers (FR-4), with a carbon fiber reinforced resin core layer. The carbon fiber based central core (STABLCOR) features both high stiffness and high thermal conductivity, as well as near zero thermal expansion coefficient. Because of the extremely low expansion coefficient of the carbon fiber core and the bonded nature of the laminate, the surface CTE of the hybrid laminate PCB stack-up is typically in the range of 2.0-4.0 ppm/°C over the temperature range of -55 to 150 °C, which is much lower than the typical 13.0-20.0 ppm/°C seen with standard FR-4 based laminates. In addition, the high stiffness of the carbon fiber based core can help reduce PCB warpage issues, as well as vastly improve the net heat conduction characteristics of the PCB substrate

FC200 and FC400 flip chip test die were packaged on the low expansion laminates, and the die surface stresses were measured throughout the assembly process. Die stress measurements have been made during underfill cure, and at room temperature after final assembly. The results have been compared to those from analogous FR-406 substrate assemblies. Significant stress reductions have been observed when using the low expansion coefficient laminate.

CHAPTER 2

LITERATURE REVIEW

Structural reliability of electronic packages has become an increasing concern for a variety of reasons including the advent of higher integrated circuit densities, power density levels, and operating temperatures. Electronic packaging typically involves several thermal and mechanical processes and also many different kinds of materials. As electronic packages are comprised of dissimilar materials, the assembly and operation reliability issues are often present due to the coefficient of thermal expansion (CTE) mismatch between these materials. Due to the CTE mismatch, mechanical stresses are usually built in at virtually every stage of manufacture or during application. These stresses may cause degradation of device characteristics and failure of the interconnections, cracking of the die or package, etc. Thus, die stress evaluation is a major concern for insuring reliability of packages.

Dale and Oldfield [1] addressed stress generation in packaging processes such as wafer preparation, oxidation, diffusion, metalization, die and wire bonding, encapsulation, and curing. Lau [2] has discussed several problems associated with stress, including package cracking, wire damage, and thin film cracking on the die. Stress generation mechanisms were also discussed with respect to die attachment, encapsulation, surface mounting processes, and bending during application. Nguyen [3]

has presented current reliability issues involved with typical postmold IC packages. One of the four major concerns is stress. Issues such as stress mechanisms and measurement were reviewed. Mechanical and electrical failures due to induced thermal stresses have been documented since the 1970's. Within a plastic package, out-of-plane shear stresses act on the chip surface with the traction direction toward the center of the chip, causing deformation of the die metalization. With chips coated with passivation glass, these deformations can cause passivation cracking. Microcracks in the plastic encapsulant or delamination at the die-encapsulant interface promote metal deformation, since they reduce the restrictions on plastic movement at the chip surface [4-8]. Isagawa, et al. [4] observed the deformation of aluminum metalization during thermal shock tests of plastic packages. The deformations were related to encapsulant properties, chip size, test temperature range, etc. Thomas [5] performed thermal cycling on molded packages containing unpassivated test chips. Lundström and Gustafsson [6], Lesk, et al. [7], and Edwards, et al. [8] also described metal shift or damage during thermal shock or thermal cycling tests.

Shear stresses are heavily concentrated at the corners and edges of the silicon die, and can result in thin film brittle passivation cracking or interlayer dielectric film cracking [9-15]. Okikawa, et al. [9-10] and Shirley, et al. [11] presented studies of thin film cracks due to thermal stresses. Foehringer, et al. [12] described a model that explained the interactions among the key variables related to thin film cracking. The effort to model the failure rate as a function of environmental stress severity was done by Blish and Vaney [13]. A special test chip was designed by Gee, et al. [14] to detect thin

film cracking in PLCC packages with various pin counts, die sizes, thermal cycling numbers, etc. Inayoshi [15] demonstrated that stresses could disrupt the chip passivation, permitting moisture to penetrate through to the underlying aluminum metalization causing corrosion.

Delamination at the chip-encapsulant interface is believed to be the result of critical shear stresses on the die surface, and usually occurs during reliability tests, such as temperature cycling and Highly Accelerated Stress Testing (HAST). The delamination typically starts at the corners of the silicon die, and proceeds toward the chip center [16-23]. Nishimura, et al. [16] confirmed the delamination at the die-encapsulant interface using ultrasonic inspection techniques. Doorselaer, et al. [17] revealed the relation between electrical failures and delamination. Moore, et al. [18-20] applied C-SAM (C-Mode Scanning Acoustic Microscopy) technique to inspect delamination and cracks in IC packages. The evaluations were performed with various molding compounds, lead frame finishes, and die surface conditions. A comparison of delamination effects between temperature cycling and HAST tests was carried out by van Gestel, et al. [21-22]. Delaminations at the chip-encapsulant interface of 240 pin QFP packages were also found by Zou, et al. [23] even before reliability tests. Interfacial adhesion is one of the key factors to achieve delamination free packaging. Nguyen, et al. [24-26], conducted evaluations of various interfaces in plastic packages.

The occurrence of microcracks in the encapsulant is another serious reliability issue with plastic packages. The microcracks usually initiate at the chip edges, then propagate into the encapsulant at roughly a 135° angle from the chip surface [5].

Nishimura, et al. [16, 27] performed thermal cycling between -55 and 150 °C on Dual Inline Packages. Package cracking was observed as a function of the number of temperature cycles for different encapsulant and lead frame materials. The presence of microcracks in the encapsulant dramatically changes the stress distribution in a package. A tentative model was proposed by Schroen, et al. [28] to describe the stress relief and oscillation measurements during temperature cycling tests. The stresses causing the cracks are so high that may cut through silica filler particle [7]. To avoid high stress, suggestions such as development of plastic encapsulant with low CTE, low elasticity modulus, high strength, optimized plastic curing processes, and prevention of moisture absorption, have been proposed or practiced [28-31].

Large residual stresses introduced during packaging procedures, especially die attachment and encapsulation steps, can also cause die cracks. Since silicon is an extremely brittle material, minor surface flaws can act as crack starters in the presence of tensile stresses [32, 33]. Improper dicing of silicon wafers is another contributor to die cracking [1].

Electronic characteristic changes occur in IC chips due to mechanical stresses introduced by packaging processes. The resistivity of diffused resistor shifts due to piezoresistive effects so that piezoresistive stress sensors can be developed [34-36]. Other device characteristics shifts were also experimentally studied, or observed in actual plastic packaged devices [37-50]. Using the relations between MOS drain current change and the applied mechanical stress, stress sensors based on piezoresistive field effect transistors (PIFET's) and bipolar transistors were proposed and designed [43-50].

In addition, Mian, et al. have studied the sensitivity of the resistance of Van der Pauw structures to applied stress [51-52]. Frutt, et al. [53] have discussed techniques for minimization of the piezoresistive effect for integrated p-type implanted resistors.

To understand the stress developed in plastic packages during packaging processes, reliability tests, and actual applications, researchers have performed stress analyses using analytical, numerical, and experimental methodologies. Suhir [54-57] and Liew, et al. [58] suggested analytical methods for evaluation of the interfacial stresses in bimetal thermostats based on elementary beam (or long-and-narrow plate) theory. Tay, et al. [59-61] discussed the mechanics of interfacial delamination, and presented analytical methods to describe moisture-induced delamination growth during solder reflow. These analytical models were correlated with experimental observations to help understand failure mechanisms. Miura, et al. [62] also discussed the temperature distribution in the IC plastic package during solder reflow process.

Finite element simulations provide useful insight into the stress distributions produced in plastic packages during die attachment, encapsulation, and reliability tests. Various package configurations, packaging material combinations, and conditions related to package processes and reliability tests can be investigated by means of finite element methods [63-76]. In early finite element modeling, Groothuis, et al. [63] and Pendse [64] displayed the effects of material choices and structure changes on stress variation within a DIP package. Kelly, et al. [65-68] demonstrated how thermal stresses are developed within a plastic package, and suggested innovations in processes such as a side buffer of soft material, etc. Mertol [69] studied the thermal stresses in a high pin count PQFPs.

In two-dimensional finite element simulations of plastic packages, plane strain analyses would be more suitable for prismatic bodies (DIPs and SOPs), while packages with square features (PLCC, PQFP) could be represented by coaxial rings using axis-symmetric analyses [3]. Van Gestel, et al. [70] used three layers of special interface elements to simulate delamination behavior when plastic packages were subjected thermal cycling. Sweet, et al. [71], applied a linear viscoplastic model to predict die surface stresses. Effects of various delamination conditions to die surface stress distributions were also evaluated. Liu, et al. [72-73] built finite element models to predict thermal deformation and delamination in PQFP's and made comparison with moiré interferometry testing data. Yeung, et al. [74] and Park, et al. [75] used finite element analysis to evaluate the thermal residual stress in a PQFP assuming viscoelastic stress-strain behavior of the molding compounds.

Analytical solutions are difficult to achieve for complex packaging configurations. Although the finite element method (FEM) is a reliable modeling tool to predict stress distributions within packages, the computational results have to be verified by experimental analysis. In addition, finite element simulations are limited by the availability of packaging material properties, accurate understanding of packaging processes, and other assumptions and approximations. Thus, it is desirable to develop experimental stress analysis methods for electronic packages. Bastawros, et al. [76], Han and Guo [77], and Liu, et al. [72-73] to measure thermal deformations within packages applied moiré interferometry. Shadow moiré methods were effective in evaluating the

warping of packages [78-79]. Some other testing and measurement techniques were reviewed by Guo and Sarihan [80].

The piezoresistive effect is caused by the change of resistivity of semiconductors as a function of applied stresses. Smith [81] first proposed to use the piezoresistive behavior of semiconductors for stress and strain measurements. Since then, Tufte and Stezer [82] and Suhling, et al. [83-84] have investigated the temperature dependence of piezoresistive coefficients of silicon or germanium. Kanda [85] represented the piezoresistive coefficients graphically. Yamada, et al. [86] addressed the nonlinearity of the piezoresistive effect. Dally and Riley [87] discussed the properties and performance characteristics of semiconductor strain gauges. Bittle, et al. [35, 88] derived the detailed theory for silicon piezoresistive sensors, and Kang [89] developed piezoresistive theory for silicon on various wafer planes and for silicon carbide.

Piezoresistive sensors are a powerful tool for experimental structural analysis of electronic packages. The sensors are resistors that are conveniently fabricated into the surface of the die using current microelectronic technology, and are capable of providing non-intrusive measurements of surface stress state on a chip even within encapsulated packages [90-93]. A comprehensive review of piezoresistive sensor issues has been given by Sweet [34].

Several investigators have used stress test chips based on piezoresistive sensors to examine die stresses in plastic encapsulated packages. In early studies, Edwards and co-workers [8, 28, 94-95], Groothuis, et al. [63], and van Kessel, et al. [32] used (100) silicon test chips based on 0-90 two-element sensor rosettes to examine stresses in small

pin count packages. Resistance changes of sensors during thermal cycling and pressure cooker environment tests were compared [28]. Die stress studies were utilized to direct the selection of packaging materials and the control of packaging processes [94-95]. The mechanism of structure failures were also investigated [32, 42, 63].

Gee and co-workers [96-98] have mapped die surface stress distributions using (111) test chips containing an array of four element $0\pm 45\text{-}90^\circ$ sensor rosettes. In these studies, tests were also performed to understand the effects of package geometrical parameters and thermal cycling on the die stress levels. Further investigations with these chips were performed on 40 pin Dual in-Line packages (DIPs) by van Gestel and co-workers [99-100]. In addition, Lead frames and molding compounds were studied by Lundström, et al. [6] using a (111) silicon test chip with p-type four-element rosettes. Temperature dependent stress state measurements after die attachment and encapsulation were examined by Natarajan, et al. using n-type (100) silicon test chips [101].

Miura, et al. [36, 39, 102-105] have used (100) test chips incorporating four-element dual-polarity rosettes ($0\text{-}90^\circ$ n-type resistors and $\pm 45^\circ$ p-type resistors) to characterize thermally-induced die stresses in DIPs. Their sensor rosette design was the first capable of measuring the out-of-plane normal stress perpendicular to the die surface. In one of these studies, the effects of internal structure on plastic packaging reliability were explored [104]. The level of die stress was studied as a function of temperature changes and thermal cycling test [36]. Delamination at the interface of die/encapsulant was also correlated to varied stress magnitudes [39]. Zou, et al. [106] have recently used (100) test chips based on a similar rosette with reversed doping polarities ($0\text{-}90^\circ$ p-type

resistors and $\pm 45^\circ$ n-type resistors) to characterize the stresses in plastic leaded chip carrier (PLCC) packages that were encapsulated using several different molding compounds. Sweet and co-workers [34, 71, 107-109] have used the (100) silicon Sandia ATC-04 test chip to investigate liquid encapsulation of integrated circuit die mounted directly on ceramic substrates, and to study 160 pin quad flat packs (QFP's). The ATC-04 contains a multiplexed array of sensor rosettes. Each dual-polarity rosette contains eight resistors ($0\text{-}\pm 45^\circ\text{-}90^\circ$ orientations for both p-type and n-type resistors). An improved third generation version of the Sandia test chip has recently been designed and prototyped [110]

Other experimental studies using test chips with piezoresistive stress sensors can be found in the literature [111-123]. Skipor, et al. [111] compared both stress measurements using test chips and displacement measurements using moiré interferometry with FEM calculations for 64 pin TQFP and 68 pin PLCC packages. Lo, et al. [112-113] and Bossche, et al. [114-115] described the design, fabrication, and calibration of their own stress test chips. Ducos, et al. [116] presented the in-situ stress measurements during package assembly. Nysaether, et al. [117-118] examined the thermally induced stresses in glob-on-top pressure sensor samples. Rey, et al. [119] associated creep of the solder joints in leaded components with stress measurements in the silicon die. They used experimental data together with the FEM simulations to find a mathematical model for creep in the solder. Palmer, et al. [120] attempted to measure the stress variation during plastic package molding. Sensor resistance measurements for test chips assembled into TBGA, MBGA, and ViperBGATM packages were made by Thomas,

et al. [121]. The die stresses induced in TO220 packages using different mold compounds has been investigated using test chips by Caruso, et al. [122]. Another test chip for studying packaging induced stress has been developed by Jia, et al. [123].

Mayer, et al. [124-126] have measured in-situ transient stresses during ball bonding using integrated piezoresistive microsensors. In their studies, the devices were fabricated using a commercial CMOS process, exploiting p plus diffusion as the piezoresistive sensing material. The resistors were fabricated with the commercial 2 μm CMOS process alp2lv of EM Microelectronic-Marin SA, Switzerland. The NMOS source/drain diffusion with a sheet resistance of approximately 21 Ω was used for the resistors [126]. The design and fabrication process of piezoresistive sensors for packaging stress measurements were also discussed by Lwo, et al. [127-128]. In these studies, test chips with both p-type and n-type piezoresistive stress sensors, as well as a heat source, were designed, and then manufactured by a commercialized foundry so that the uniformity of the test chips was expected. Both temperature and stress calibrations were performed through a special designed MQFP (Metal Quad Flat Package) and four-point bending (4PB) structure, respectively.

Stresses developed on the silicon surface due to encapsulation and molding process have also been discussed in several other publications [129-136]. van den Bogert, et al. [129] have analyzed a bilayer beam structure to determine the relationship between the material properties of the molding compound and the generated thermal stresses. Three commercial molding compounds were studied. The stress levels were determined by the thermal expansion difference between the molding compound and

silicon, the moduli, and the amount of relaxation that occurs during the experiment due to the viscoelastic nature of the molding compound. Kitoh, et al. [130] measured the internal stresses produced in three cylinder models simulating the structures of epoxy resin encapsulated electronic components by using strain gages. The mechanism of stress generation was very different between an open type structure that has one surface of the resin free, and a closed type that does not. Slattery, et al. [131] described the use of finite-element techniques and piezoresistive strain sensors to determine package stress levels. The effect of delaminations at the interfaces of the package materials was also discussed, and the scanning acoustic microscope was introduced as a complimentary tool to identify stress-related defects in plastic packages. Mei, et al. [132] developed a nonlinear finite element model for predicting the deformation, stress, and fracture behavior of delaminated plastic packages induced by mechanical and hygro-thermal loads. The model consists of a sequentially coupled hygro-thermo-mechanical analysis considering moisture absorption, evaporation and interface contact and fracture analysis. Mixed mode fracture modes were discussed.

An analysis of environment induced stresses in silicon sensors has been performed by Voloshin, et al. [133-134]. In these studies, an experimental technique, Digital Image Analysis Enhanced Moiré Interferometry (DIAEMI), was used to measure the in-situ out-of-plane displacements of the die due to the die-attachment process. This information was related to the residual stresses in the die. Several test die, with and without coating, were prepared and two different bonding materials, “low-stress” and “high-stress”, were used for analysis of the induced stresses. The initial and final (after die-attach) surface

contour patterns of the die were observed and recorded. Out-of-plane displacements of the die were obtained and induced stresses were calculated by a hybrid finite element method.

Bjorneklett, et al. [135] measured the stress induced during the chip attachment process using integrated piezoresistive strain sensors on test chips. The stress was found to be different for different adhesives. The effect of temperature cycling (i.e., stress cycling) was investigated by measuring the thermal resistance between chip and substrate. An increasing thermal resistance that strongly depends on the mismatch in thermal expansion was found. The wear-out mechanisms were crack growth and detachment. Alpern, et al. [136] used Scanning Acoustic Microscopy (SAM) to evaluate the degradation of adhesion on a blown up sample, i.e., a Si-beam coated only on the passivated side with the molding compound under consideration.

In recent applications of piezoresistive stress sensors, mechanical stresses in epoxy underfilled flip-chip on board packages were studied [137-147]. In-situ flip-chip assembly mechanical stress measurements using piezoresistive test chip were first reported by Peterson and co-workers [137]. In that work, die stresses were evaluated for several underfill materials. Nysaether, et al. [138] and Palaniappan, et al. [139] investigated the impact of curing parameters on the die stresses induced in flip-chip assembly processes. In reference [138], stress measurements were presented as a function of temperature when the underfill was cured at temperatures of 85 °C, 120 °C, and 150 °C. In reference [139], the residual die stresses were found to be strongly dependent on several underfill properties including CTE, storage modulus, T_g , and

ultimately the underfill cure process. Palaniappan, et al. [140-141] reported on the effects of the choice of encapsulation material on the stresses during underfill cure and also made preliminary stress measurements during thermal cycling.

Measurement of die stresses in flip chip on laminate assemblies was performed by Rahim, et al. [142-144]. In these flip chip studies, the authors have investigated the mechanical stresses present on the backside (top side) [142] and the device side (bottom side) [143-144] of the die at each stage of the flip chip assembly process. The die stress variations were observed during underfill curing, and the room temperature die stresses in the final cured assemblies have been compared for several different underfill encapsulants. Finally, stress variations have been monitored in the assembled flip chip die as the test boards were subjected to slow temperature changes from -40 to +150 °C. Schwizer, et al. [145], reported on the latest member of a test chip family for packaging process characterization, containing a novel flip-chip microsensor that can measure forces in all three directions, acting on each of its solder balls.

Several researchers have studied the effect of thermomechanical properties of underfill and underfill technology on flip chip packages reliability [146-156]. Qi, et al. [146] examined the manufacturing steps required for flip chip on laminate assembly and the impact of these new materials on production cycle time. Adhesion testing, liquid-to-liquid thermal shock, and thermal cycling have been used to examine the reliability of the underfilled flip chip on laminate. New underfill materials provided a cost-effective option for flip chip-on-laminate applications. Wang, et al. [147] have compared different types of reworkable underfill formulations as well as the methodologies for developing such

materials. Furthermore, generic concepts for new underfilling processes including no-flow, molding, and wafer-level were introduced. Okura, et al. [148] have investigated the effect of thermo-mechanical properties of underfill, such as coefficient of thermal expansion (CTE) and stiffness (Young's modulus), on reliability of flip chip on board (FCOB) assemblies under thermal cycling stresses.

Luo, et al. [149] used the three-liquid-probe method to investigate the surface properties of solder mask and different passivation materials including benzocyclobutene (BCB), polyimide (PI), silicon oxide (SiO_2), and silicon nitride (Si_3N_4). Dai, et al. [150] characterized underfill materials for flip chip packages. Chen, et al. [151] have investigated the effects of underfill on thermo-mechanical behavior of two types of flip chip packages with different bumping size and stand-off height under thermal cycling. Both experimental testing and two-dimensional finite element simulations were used. Viscoelasticity of the underfill and viscoplasticity of the solder were considered in the simulations.

Ernst, et al. [152-153] have studied the effect of curing induced residual stresses on flip chip failure. In their studies, cure-dependent material parameters were determined using experimental data from unit-step relaxation tests performed during cure. Yang and co-workers [154-155] have studied and investigated the effects of cure-dependant underfill properties on flip chip failures. In these studies, a cure-dependent viscoelastic constitutive relation was applied to describe the curing process of epoxy underfill in flip chip on board (FCOB) assemblies. The chemical shrinkage of the epoxy underfill during the curing process was applied via incremental initial strains. Thus, the stress and strain

build-up, caused by the simultaneous increase in stiffness and shrinkage during the curing process, were simulated. Islam, et al. [156] have characterized the stress-strain curves and elastic modulus of underfill as a function of temperature by uniaxial testing using a microscale tension-torsion testing machine.

Die cracking is a major failure mode observed during flip chip on laminate assembly or during subsequent package thermal cycling reliability tests [157-161]. Hu, et al. [157] discussed die cracking criteria for flip chip on board assemblies. Their analysis suggested that a defect size of more than 35 microns will result in die cracking failure after solder reflow. The numerical results also revealed that a good tolerance of defects can be achieved by limiting the board thickness to be less than twice that of the die. Mercado, et al. [158] completed an extensive finite element analysis to investigate die edge cracking. In their study, a fracture mechanics approach was used to evaluate the effect of various package parameters on die edge initiated fractures. Chengalva [159] has investigated the problem of flip chip die cracking from an industry perspective with two separate approaches. The first involved the determination of the intrinsic strength of production-intent flip chip die using bend testing. The second involved the determination of stress levels in flip chip assemblies during manufacture and service using simulations.

Michaelides, et al. [160] have developed an integrated process reliability modeling methodology to determine the stresses at the backside of the die during underfill cure and subsequent thermal cycling. Based on underfill cure and thermal cycling models for specific cases, the critical flaw size to induce catastrophic die cracking has been calculated using linear-elastic fracture mechanics. Shim, et al. [161] have

performed a parametric study to understand the influence of die and substrate thickness, and metal attachment on die cracking. It was found that the combination of thinner die and thicker substrate led to the best results.

Hanna, et al. [162] have reported on a theoretical and experimental study that was carried out to understand the development and evolution of stresses on the active side of flip chip die during thermal cycling. Finite element stress analysis of the test vehicle after underfill cure and subsequent thermal cycling was performed. Peterson, et al. [163] have performed a study on flip chip BGA packages using the ATC4.2 test chip. In their work, the BGA substrates employed 'build-up' dielectric layers containing micro-vias over conventional fiberglass laminate cores. Experimental data from die stress sensors and die bending measurements were correlated to closed-form and finite element calculations. Through use of bounding conditions in the simulations, cracking and delamination failures were associated with debonding of the underfill fillet from the die edge that caused stresses to shift to weaker areas of the package.

Theoretical analysis by Suhling and co-workers [35, 90-93, 164] has established that properly designed sensor rosettes on the (111) silicon wafer plane have several advantages relative to sensors fabricated using standard (100) silicon. Optimized rosettes on (111) silicon can be used to measure the complete state of stress (six stress components) at a point on the top surface of the die, and offer the unique capability of measuring four temperatures compensated combined stress components. Suhling, et al. [91, 165] have used the (111) silicon BMW-1 test chip to make the first measurements of the complete state of stress (six stress components) on the surface of an encapsulated die.

The BMW-1 chip incorporates dual-polarity eight element rosettes ($0\pm 45^\circ$ - 90° orientations for both p-type and n-type resistors). In these studies, stresses were measured in chip on board (COB) packages where the test chips were bonded to FR-4 substrates and over-molded using “glob-top” liquid encapsulant. In addition to the in-plane stress components measured in the above studies, the first measurements of out-of-plane (interfacial) shear stresses at the die to encapsulant interface were recorded. The majority of the measurements were made at room temperature, but a demonstration of the variation of the die surface stresses with package temperature was also made. Results were correlated with the predictions of finite element simulations.

The (111) silicon BMW-1 test chip was also applied by Zou, et al. [23] to detect delamination at the interface of the die and encapsulant. The stress distributions on the die surface in delaminated packages were compared with those in non-delaminated packages. The (111) silicon BMW-2 test chip was utilized by Zou, et al. [166-170] to characterize die surface stresses in various packaging configurations. The characterization of transient die stresses throughout the cure cycles of several Chip on Board (COB) encapsulants was performed [166-167]. High temperature die attachment adhesives were evaluated during thermal cycling and thermal aging tests in 281 pin Ceramic Pin Grid Array (CPGA) packages [168-169]. A comparison of die level stresses in COB packages processed with convection and variable frequency encapsulant curing was also made [170]. The experimental results were correlated to FEM simulations, and reasonable agreements were obtained [166-170].

Several researchers have studied delamination and interfacial stresses in flip chip assemblies during thermal cycling reliability tests [171-179]. Fan, et al. [171] have established a criterion for delamination initiation under thermal cycling. The maximum circumferential stress criterion was adopted in their work. The impact of the underfill failures on solder joint reliability was also discussed. Mercado, et al. [172] have utilized a fracture mechanics approach to evaluate the impact of interface delamination on package reliability. In their work, interfacial fracture mechanics was coupled with finite element analysis to determine the critical interface fracture parameters. The proposed methodology was validated against analytical solutions and a flip chip PBGA package with underfill delamination was studied. The effects of temperature, initial delamination length, package geometry and materials on the fracture parameters were evaluated.

Cheng, et al. [173-174] have analyzed the delamination propagation behavior at the interface between chip and underfill both by experimental measurement and finite element simulation. In their study, the delamination propagation rates at the chip-underfill interface have been measured by using C-SAM inspection of flip chip assemblies under thermal cycle loading. Pang, et al. [175] have investigated a flip chip assembly with underfill delamination resulting from thermal cycling by using the finite element method and interfacial fracture mechanics. Numerical evaluations of the mixed mode stress intensity factors and mode mixity parameter for interface cracks located at the silicon/underfill and silicon/FR4 interfaces were carried out in this study. Zhai, et al. [176] have studied the effects of various design variables including underfill material properties, fillet dimensions, and die overhang on underfill delamination fracture parameters.

Jackshick, et al. [177] have used optical microscopy to observe delamination propagation rates with glass die, while Hirohata and co-workers [178] have introduced a new mechanical fatigue test method for predicting the delamination resistance of underfill interfaces. Nguyen, et al. [179] have studied the effects of underfill fillet configuration on flip chip reliability. In their study, configurations with and without fillets were made with different underfills for flip chip die on ceramic substrates. The packages were thermally cycled, electrically tested, and scanned with acoustic microscopy to check for interfacial delaminations. Finite element models were also generated for the different configurations and materials. The results indicated that the presence of fillets is equally important as the selection made for the underfill material to achieve the best thermal cycling performance.

Stress test chips need to be calibrated to obtain the piezoresistive coefficients required for the stress calculation. A four-point bending calibration procedure is typically used. Details of this method are discussed by Beaty, et al. [180], Bittle, et al. [35, 88], Suhling, et al. [83-84, 93], Jaeger, et al. [181-185], and van Gestal [100]. Cordes [186] and Suhling, et al. [187-188] developed a wafer-level calibration technique. A hydrostatic calibration method for (111) silicon test chips was developed and applied by Kang [89], and Suhling, et al. [93, 189]. Lwo, et al. [190] designed and fabricated a simple assembled structure for calibration.

An analysis of the errors associated with the design and calibration of piezoresistive stress sensors in (100) silicon has been made by Jaeger, et al. [191-192]. The significance of thermally induced errors in the calibration and application of silicon

piezoresistive stress sensors was also demonstrated by Jaeger, et al. [185]. A study on optimal temperature compensated piezoresistive stress sensor rosettes was presented by Suhling, et al. [164].

CHAPTER 3

REVIEW OF PIEZORESISTIVITY THEORY

3.1 General Resistance Change Equations

An arbitrarily oriented silicon filamentary conductor is shown in Figure 3.1. The unprimed axes $x_1 = [100]$, $x_2 = [010]$, and $x_3 = [001]$ are the principal crystallographic directions of the cubic (m3m) silicon crystal. The primed coordinate system is arbitrarily rotated with respect to this unprimed crystallographic system. For this conductor, the normalized change in resistance can be expressed in terms of the off-axis (primed) stress components using:

$$\begin{aligned} \frac{\Delta R}{R} = & (\pi'_{1\alpha} \sigma'_{\alpha}) l'^2 + (\pi'_{2\alpha} \sigma'_{\alpha}) m'^2 + (\pi'_{3\alpha} \sigma'_{\alpha}) n'^2 \\ & + 2(\pi'_{4\alpha} \sigma'_{\alpha}) l' n' + 2(\pi'_{5\alpha} \sigma'_{\alpha}) m' n' + 2(\pi'_{6\alpha} \sigma'_{\alpha}) l' m' \\ & + [\alpha_1 T + \alpha_2 T^2 + \dots] \end{aligned} \quad (3.1)$$

Where $\pi'_{\alpha\beta}$ ($\alpha, \beta = 1, 2, \dots, 6$) are the off-axis temperature dependent piezoresistive coefficients, $\alpha_1, \alpha_2, \dots$ are the temperature coefficients of resistance, $T = T_m - T_{ref}$ is the difference between the measurement temperature and reference temperature (where the unstressed resistance R is measured), and l', m', n' are the direction cosines of the conductor




Figure 3.1 - Filamentary Silicon Conductor

orientation with respect to the x'_1, x'_2, x'_3 axes, respectively [35, 89, 91, 164]. In Eq. (3.1) and future indicial notation expressions, the summation convention is implied for repeated indices, and reduced index notation has been used for the stress components:

$$\begin{aligned}\sigma'_1 &= \sigma'_{11}, \sigma'_2 = \sigma'_{22}, \sigma'_3 = \sigma'_{33} \\ \sigma'_4 &= \sigma'_{13}, \sigma'_5 = \sigma'_{23}, \sigma'_6 = \sigma'_{12}\end{aligned}\quad (3.2)$$

The 36 off-axis piezoresistive coefficients in Eq. (3.1) are related to the three unique on-axis piezoresistive coefficients $\pi_{11}, \pi_{12}, \pi_{44}$ (evaluated in the unprimed coordinate system aligned with the crystallographic axes) using the transformation

$$\pi'_{\alpha\beta} = T_{\alpha\gamma} \pi_{\gamma\delta} T_{\delta\beta}^{-1} \quad (3.3)$$

where

$$[\pi_{ij}] = \begin{bmatrix} \pi_{11} & \pi_{12} & \pi_{12} & 0 & 0 & 0 \\ \pi_{12} & \pi_{11} & \pi_{12} & 0 & 0 & 0 \\ \pi_{12} & \pi_{12} & \pi_{11} & 0 & 0 & 0 \\ 0 & 0 & 0 & \pi_{44} & 0 & 0 \\ 0 & 0 & 0 & 0 & \pi_{44} & 0 \\ 0 & 0 & 0 & 0 & 0 & \pi_{44} \end{bmatrix} \quad (3.4)$$

is the on-axis piezoresistive coefficient matrix, and

$$[T_{\alpha\beta}] = \begin{bmatrix} l_1^2 & m_1^2 & n_1^2 & 2l_1n_1 & 2m_1n_1 & 2l_1m_1 \\ l_2^2 & m_2^2 & n_2^2 & 2l_2n_2 & 2m_2n_2 & 2l_2m_2 \\ l_3^2 & m_3^2 & n_3^2 & 2l_3n_3 & 2m_3n_3 & 2l_3m_3 \\ l_1l_3 & m_1m_3 & n_1n_3 & l_1n_3 + l_3n_1 & m_1n_3 + m_3n_1 & l_1m_3 + l_3m_1 \\ l_2l_3 & m_2m_3 & n_2n_3 & l_2n_3 + l_3n_2 & m_2n_3 + m_3n_2 & l_2m_3 + l_3m_2 \\ l_1l_2 & m_1m_2 & n_1n_2 & l_1n_2 + l_2n_1 & m_1n_2 + m_2n_1 & l_1m_2 + l_2m_1 \end{bmatrix} \quad (3.5)$$

is the six by six transformation matrix whose elements are related to the direction cosines of the primed coordinate directions with respect to the unprimed coordinate directions. The inverse of this transformation matrix can be expressed as:

$$[T_{\alpha\beta}]^{-1} = \begin{bmatrix} l_1^2 & l_2^2 & l_3^2 & 2l_1l_3 & 2l_2l_3 & 2l_1l_2 \\ m_1^2 & m_2^2 & m_3^2 & 2m_1m_3 & 2m_2m_3 & 2m_1m_2 \\ n_1^2 & n_2^2 & n_3^2 & 2n_1n_3 & 2n_2n_3 & 2n_1n_2 \\ l_1n_1 & l_2n_2 & l_3n_3 & l_1n_3 + l_3n_1 & l_2n_3 + l_3n_2 & l_1n_2 + l_2n_1 \\ m_1n_1 & m_2n_2 & m_3n_3 & m_1n_3 + m_3n_1 & m_2n_3 + m_3n_2 & m_1n_2 + m_2n_1 \\ l_1m_1 & l_2m_2 & l_3m_3 & l_1m_3 + l_3m_1 & l_2m_3 + l_3m_2 & l_1m_2 + l_2m_1 \end{bmatrix} \quad (3.6)$$

In Eqs. (3.5, 3.6), the direction cosines for the axes of the primed coordinate system are given by

$$[a_{ij}] = \begin{bmatrix} a_{11} & a_{12} & a_{13} \\ a_{21} & a_{22} & a_{23} \\ a_{31} & a_{32} & a_{33} \end{bmatrix} = \begin{bmatrix} l_1 & m_1 & n_1 \\ l_2 & m_2 & n_2 \\ l_3 & m_3 & n_3 \end{bmatrix} \quad (3.7)$$

where

$$a_{ij} = \cos(x'_i, x_j) \quad (3.8)$$

When the primed axes are aligned with the unprimed (crystallographic) axes, the transformation matrix in Eq. (3.5) reduces to the 6 x 6 identity matrix. Thus, Eq. (3.3) reduces to

$$\pi'_{\alpha\beta} = \pi_{\alpha\beta} \quad (3.9)$$

and Eq. (3.1) simplifies to

$$\begin{aligned} \frac{\Delta R}{R} = & [\pi_{11}\sigma_{11} + \pi_{12}(\sigma_{22} + \sigma_{33})]l^2 + [\pi_{11}\sigma_{22} + \pi_{12}(\sigma_{11} + \sigma_{33})]m^2 \\ & + [\pi_{11}\sigma_{33} + \pi_{12}(\sigma_{11} + \sigma_{22})]n^2 + 2\pi_{44}[\sigma_{12}lm + \sigma_{13}ln + \sigma_{23}mn] \\ & + [\alpha_1 T + \alpha_2 T^2 + \dots] \end{aligned} \quad (3.10)$$

where l , m , n are the direction cosines of the conductor orientation with respect to the unprimed (crystallographic) axes. Eq. (3.10) demonstrates that the resistance change of an arbitrarily oriented silicon resistor depends on all six stress components. As will be shown below, resistive sensor rosettes can be fabricated in certain silicon wafer planes which take advantage of this property and allow several stress components to be extracted from monitoring resistance changes.

3.2 Resistance Change Equations for Silicon Wafer Planes

For a given wafer orientation, Eq. (3.1) can be used to obtain the resistance change equation for an arbitrarily oriented in-plane resistor. In the current microelectronics industry, it is most common for silicon devices to be fabricated using (100) silicon wafers. A general (100) silicon wafer is shown in Figure 3.2. The surface of the wafer is a (100) plane, and the [001] direction is normal to the wafer plane. The axes of the natural wafer coordinate system $x'_1 = [110]$ and $x'_2 = [\bar{1}10]$ are parallel and perpendicular to the primary wafer flat. To use Eq. (3.1), the off-axis piezoresistive coefficients in the primed coordinate system must be evaluated using Eq. (3.3) by substitution of the unprimed values in Eq. (3.4) and the appropriate direction cosines.




Figure 3.2 - (100) Silicon Wafer

For the unprimed and primed coordinate systems shown in Figure 3.2, the direction cosines are:

$$[a_{ij}] = \begin{bmatrix} \frac{1}{\sqrt{2}} & \frac{1}{\sqrt{2}} & 0 \\ -\frac{1}{\sqrt{2}} & \frac{1}{\sqrt{2}} & 0 \\ 0 & 0 & 1 \end{bmatrix} \quad (3.11)$$

Substitution of the off-axis piezoresistive coefficients calculated in the manner described above into Eq. (3.1) yields

$$\begin{aligned} \frac{\Delta R}{R} = & \left[\left(\frac{\pi_{11} + \pi_{12} + \pi_{44}}{2} \right) \sigma'_{11} + \left(\frac{\pi_{11} + \pi_{12} - \pi_{44}}{2} \right) \sigma'_{22} \right] \cos^2 \phi \\ & + \left[\left(\frac{\pi_{11} + \pi_{12} - \pi_{44}}{2} \right) \sigma'_{11} + \left(\frac{\pi_{11} + \pi_{12} + \pi_{44}}{2} \right) \sigma'_{22} \right] \sin^2 \phi \\ & + \pi_{12} \sigma'_{33} + (\pi_{11} - \pi_{12}) \sigma'_{12} \sin 2\phi + [\alpha_1 T + \alpha_2 T^2 + \dots] \end{aligned} \quad (3.12)$$

where

$$l' = \cos \phi \quad m' = \sin \phi \quad n' = 0 \quad (3.13)$$

has been introduced, and ϕ is the angle between the x'_1 -axis and the resistor orientation.

Equation (3.12) indicates that the out-of-plane shear stresses σ'_{13} and σ'_{23} do not influence the resistances of stress sensors fabricated on (100) wafers. This means that a sensor rosette on (100) silicon can at best measure four of the six unique components of the stress tensor. All three of the unique piezoresistive coefficients for silicon ($\pi_{11}, \pi_{12}, \pi_{44}$) appear

in Eq. (3.12). These parameters must be calibrated before stress component values can be extracted from resistance change measurements.

The other common silicon crystal orientation used in semiconductor fabrication is the (111) surface. A general (111) silicon wafer is shown in Figure 3.3. The surface of the wafer is a (111) plane, and the [111] direction is normal to the wafer plane. The principal crystallographic axes $x_1 = [100]$, $x_2 = [010]$, and $x_3 = [001]$ do not lie in the wafer plane and have not been indicated. As mentioned previously, it is convenient to work in an off-axis primed wafer coordinate system where the axes x'_1, x'_2 are parallel and perpendicular to the primary wafer flat. Using Eq. (3.1), the resistance change of an arbitrarily oriented in-plane sensor can be expressed in terms of the stress components resolved in this natural wafer coordinate system. The off-axis piezoresistive coefficients in the primed coordinate system must be first evaluated by substituting the unprimed values given in Eq. (3.4) and the appropriate direction cosines for the primed coordinate directions with respect to the unprimed (crystallographic) coordinate directions into the transformation relations given in Eq. (3.3). For the primed coordinate system indicated in Figure 3.3, the appropriate direction cosines for the primed axes are

$$[a_{ij}] = \begin{bmatrix} \frac{1}{\sqrt{2}} & -\frac{1}{\sqrt{2}} & 0 \\ \frac{1}{\sqrt{6}} & \frac{1}{\sqrt{6}} & -\frac{2}{\sqrt{6}} \\ \frac{1}{\sqrt{3}} & \frac{1}{\sqrt{3}} & \frac{1}{\sqrt{3}} \end{bmatrix} \quad (3.14)$$




Figure 3.3 - (111) Silicon Wafer

Substitution of the off-axis piezoresistive coefficients, calculated in the manner described above, into Eq. (3.1) yields

$$\begin{aligned}
\frac{\Delta R}{R} = & [B_1 \sigma'_{11} + B_2 \sigma'_{22} + B_3 \sigma'_{33} + 2\sqrt{2}(B_3 - B_2) \sigma'_{23}] \cos^2 \phi \\
& + [B_2 \sigma'_{11} + B_1 \sigma'_{22} + B_3 \sigma'_{33} - 2\sqrt{2}(B_3 - B_2) \sigma'_{23}] \sin^2 \phi \\
& + [2\sqrt{2}(B_3 - B_2) \sigma'_{13} + (B_1 - B_2) \sigma'_{12}] \sin 2\phi \\
& + [\alpha_1 T + \alpha_2 T^2 + \dots]
\end{aligned} \tag{3.15}$$

where ϕ is again the angle between the x'_1 -axis and the resistor orientation. The coefficients

$$\begin{aligned}
B_1 &= \frac{\pi_{11} + \pi_{12} + \pi_{44}}{2} \\
B_2 &= \frac{\pi_{11} + 5\pi_{12} - \pi_{44}}{6} \\
B_3 &= \frac{\pi_{11} + 2\pi_{12} - \pi_{44}}{3}
\end{aligned} \tag{3.16}$$

are a set of linearly independent temperature dependent combined piezoresistive parameters. These parameters must be calibrated before stress component values can be extracted from resistance change measurements. Eq. (3.15) indicates that the resistance change for a resistor in the (111) plane is dependent on all six of the unique stress components. Therefore, the potential exists for developing a sensor rosette that can measure the complete three-dimensional state of stress at points on the surface of a die.

Besides the ability to measure two additional stress components, theoretical analysis has established that properly designed sensor rosettes on the (111) silicon wafer plane have other advantages relative to sensors fabricated using standard (100) silicon [91, 93, 162]. In particular, optimized sensors on (111) silicon are capable of measuring four temperature compensated combined stress components, while those on (100) silicon can

only be used to measure two temperature compensated quantities. In this discussion, temperature compensated refers to the ability to extract the stress components directly from the resistance change measurements (without the need to know the temperature change T). This is a particularly important attribute, given the large errors which can be introduced into non-temperature compensated stress sensor data when the temperature change T is not precisely known. Furthermore, it has been established that the (111) plane offers the opportunity to measure the highest number (four) of stress components in a temperature compensated manner (considering all possible silicon wafer orientations). The four stress components, which can be measured in a temperature compensated manner using (111) silicon sensors, are the three shear stress components and the difference of the in-plane normal stress components.

CHAPTER 4
(111) SILICON TEST CHIPS

4.1 JSE (111) Silicon Test Chips (FC200)

4.1.1 Optimized Eight-Element Rosette

The (111) silicon eight-element dual polarity rosette in Figure 4.1 has been developed at Auburn University for measurement of the complete state of stress at points on the surface of a packaged semiconductor die. It has been optimized to measure all six stress components (four in a temperature compensated manner). It can be readily calibrated using uniaxial and hydrostatic testing. A six-element rosette (without the -45° resistors) can also be used to extract the complete stress state. However, including the two extra resistors allows for more convenient bridge measurements of the resistance changes and better stress measurement localization [92].

The rosette in Figure 4.1 contains p-type and n-type sensor sets, each with resistor elements making angles of $\phi = 0, \pm 45^\circ, 90^\circ$ with respect to the x'_1 -axis. Use of both p-type and n-type sensors is required to measure more than three stress components [35], since there are only three unique resistance changes for a set of sensors of one doping type/level which are fabricated in a single plane.




Figure 4.1 - Optimized Eight-Element Rosette

Repeated application of Eq. (3.15) to each of the piezoresistive sensing elements leads to the following expressions for the stress-induced resistance changes:

$$\begin{aligned}
\frac{\Delta R_1}{R_1} &= B_1^n \sigma'_{11} + B_2^n \sigma'_{22} + B_3^n \sigma'_{33} + 2\sqrt{2}(B_3^n - B_2^n) \sigma'_{23} \\
&\quad + [\alpha_1^n T + \alpha_2^n T^2 + \dots] \\
\frac{\Delta R_2}{R_2} &= \left(\frac{B_1^n + B_2^n}{2} \right) (\sigma'_{11} + \sigma'_{22}) + B_3^n \sigma'_{33} + 2\sqrt{2}(B_3^n - B_2^n) \sigma'_{13} \\
&\quad + (B_1^n - B_2^n) \sigma'_{12} + [\alpha_1^n T + \alpha_2^n T^2 + \dots] \\
\frac{\Delta R_3}{R_3} &= B_2^n \sigma'_{11} + B_1^n \sigma'_{22} + B_3^n \sigma'_{33} - 2\sqrt{2}(B_3^n - B_2^n) \sigma'_{23} \\
&\quad + [\alpha_1^n T + \alpha_2^n T^2 + \dots] \\
\frac{\Delta R_4}{R_4} &= \left(\frac{B_1^n + B_2^n}{2} \right) (\sigma'_{11} + \sigma'_{22}) + B_3^n \sigma'_{33} - 2\sqrt{2}(B_3^n - B_2^n) \sigma'_{13} \\
&\quad - (B_1^n - B_2^n) \sigma'_{12} + [\alpha_1^n T + \alpha_2^n T^2 + \dots] \\
\frac{\Delta R_5}{R_5} &= B_1^p \sigma'_{11} + B_2^p \sigma'_{22} + B_3^p \sigma'_{33} + 2\sqrt{2}(B_3^p - B_2^p) \sigma'_{23} \\
&\quad + [\alpha_1^p T + \alpha_2^p T^2 + \dots] \\
\frac{\Delta R_6}{R_6} &= \left(\frac{B_1^p + B_2^p}{2} \right) (\sigma'_{11} + \sigma'_{22}) + B_3^p \sigma'_{33} + 2\sqrt{2}(B_3^p - B_2^p) \sigma'_{13} \\
&\quad + (B_1^p - B_2^p) \sigma'_{12} + [\alpha_1^p T + \alpha_2^p T^2 + \dots] \\
\frac{\Delta R_7}{R_7} &= B_2^p \sigma'_{11} + B_1^p \sigma'_{22} + B_3^p \sigma'_{33} - 2\sqrt{2}(B_3^p - B_2^p) \sigma'_{23} \\
&\quad + [\alpha_1^p T + \alpha_2^p T^2 + \dots] \\
\frac{\Delta R_8}{R_8} &= \left(\frac{B_1^p + B_2^p}{2} \right) (\sigma'_{11} + \sigma'_{22}) + B_3^p \sigma'_{33} - 2\sqrt{2}(B_3^p - B_2^p) \sigma'_{13} \\
&\quad - (B_1^p - B_2^p) \sigma'_{12} + [\alpha_1^p T + \alpha_2^p T^2 + \dots]
\end{aligned} \tag{4.1}$$

Superscripts n and p are used on the combined piezoresistive coefficients to denote n-type and p-type resistors, respectively.

For an arbitrary state of stress, these expressions can be inverted to solve for the six stress components in terms of the measured resistance changes:

$$\begin{aligned}
\sigma'_{11} &= \frac{(B_3^p - B_2^p) \left[\frac{\Delta R_1}{R_1} - \frac{\Delta R_3}{R_3} \right] - (B_3^n - B_2^n) \left[\frac{\Delta R_5}{R_5} - \frac{\Delta R_7}{R_7} \right]}{2[(B_2^p - B_1^p) B_3^n + (B_1^p - B_3^p) B_2^n + (B_3^p - B_2^p) B_1^n]} \\
&+ \frac{B_3^p \left[\frac{\Delta R_1}{R_1} + \frac{\Delta R_3}{R_3} - 2\alpha_1^n T \right] - B_3^n \left[\frac{\Delta R_5}{R_5} + \frac{\Delta R_7}{R_7} - 2\alpha_1^p T \right]}{2[(B_1^n + B_2^n) B_3^p - (B_1^p + B_2^p) B_3^n]} \\
\sigma'_{22} &= - \frac{(B_3^p - B_2^p) \left[\frac{\Delta R_1}{R_1} - \frac{\Delta R_3}{R_3} \right] - (B_3^n - B_2^n) \left[\frac{\Delta R_5}{R_5} - \frac{\Delta R_7}{R_7} \right]}{2[(B_2^p - B_1^p) B_3^n + (B_1^p - B_3^p) B_2^n + (B_3^p - B_2^p) B_1^n]} \\
&+ \frac{B_3^p \left[\frac{\Delta R_1}{R_1} + \frac{\Delta R_3}{R_3} - 2\alpha_1^n T \right] - B_3^n \left[\frac{\Delta R_5}{R_5} + \frac{\Delta R_7}{R_7} - 2\alpha_1^p T \right]}{2[(B_1^n + B_2^n) B_3^p - (B_1^p + B_2^p) B_3^n]} \\
\sigma'_{33} &= \frac{-(B_1^p + B_2^p) \left[\frac{\Delta R_1}{R_1} + \frac{\Delta R_3}{R_3} - 2\alpha_1^n T \right] + (B_1^n + B_2^n) \left[\frac{\Delta R_5}{R_5} + \frac{\Delta R_7}{R_7} - 2\alpha_1^p T \right]}{2[(B_1^n + B_2^n) B_3^p - (B_1^p + B_2^p) B_3^n]} \\
\sigma'_{13} &= \frac{\sqrt{2}}{8} \left[\frac{(B_1^p - B_2^p) \left[\frac{\Delta R_4}{R_4} - \frac{\Delta R_2}{R_2} \right] - (B_1^n - B_2^n) \left[\frac{\Delta R_8}{R_8} - \frac{\Delta R_6}{R_6} \right]}{(B_2^p - B_1^p) B_3^n + (B_1^p - B_3^p) B_2^n + (B_3^p - B_2^p) B_1^n} \right] \\
\sigma'_{23} &= \frac{\sqrt{2}}{8} \left[\frac{-(B_1^p - B_2^p) \left[\frac{\Delta R_1}{R_1} - \frac{\Delta R_3}{R_3} \right] + (B_1^n - B_2^n) \left[\frac{\Delta R_5}{R_5} - \frac{\Delta R_7}{R_7} \right]}{(B_2^p - B_1^p) B_3^n + (B_1^p - B_3^p) B_2^n + (B_3^p - B_2^p) B_1^n} \right] \\
\sigma'_{12} &= \frac{-(B_3^p - B_2^p) \left[\frac{\Delta R_4}{R_4} - \frac{\Delta R_2}{R_2} \right] + (B_3^n - B_2^n) \left[\frac{\Delta R_8}{R_8} - \frac{\Delta R_6}{R_6} \right]}{2[(B_2^p - B_1^p) B_3^n + (B_1^p - B_3^p) B_2^n + (B_3^p - B_2^p) B_1^n]}
\end{aligned} \tag{4.2}$$

From the expressions in Eq. (4.2), it is clear that the extraction of the three shear stresses σ'_{12} , σ'_{13} , σ'_{23} from the measured resistance changes is temperature compensated (independent of T). Evaluation of the normal stress components requires measurement of the normalized resistance changes of the sensors and the temperature change T experienced

by the sensing elements. The temperature coefficients of resistance $\alpha_1, \alpha_2, \dots$ must also be known for each doping type. They can be obtained using thermal cycling calibration experiments where the resistances of the sensing elements are monitored as a function of temperature. The measured resistance change versus temperature response is fit with a general polynomial to extract the temperature coefficients of resistance. Typically, only first and second order temperature coefficients are needed.

Jaeger, et al. [184, 191] have previously discussed the difficulties in obtaining accurate temperature change values over the long time spans typical of measurements made with piezoresistive sensors (e.g. before and after die encapsulation). In addition, it has been demonstrated that temperature measurement errors of as little as .25 °C can cause serious errors in the experimental values of the stresses extracted with non temperature compensated formulas such as the first three expressions in eq. (4.2). Thus, it has been recommended to restrict measurement efforts to temperature compensated stress combinations where the temperature coefficient of resistance terms cancel in the stress extraction equations. Besides the three shear stresses, an additional temperature compensated quantity can be obtained by subtracting the expressions for the in-plane normal stresses σ'_{11} and σ'_{22} in Eq. (4.2):

$$\sigma'_{11} - \sigma'_{22} = \frac{(B_3^p - B_2^p) \left[\frac{\Delta R_1}{R_1} - \frac{\Delta R_3}{R_3} \right] - (B_3^n - B_2^n) \left[\frac{\Delta R_5}{R_5} - \frac{\Delta R_7}{R_7} \right]}{[(B_2^p - B_1^p) B_3^n + (B_1^p - B_3^p) B_2^n + (B_3^p - B_2^p) B_1^n]} \quad (4.3)$$

This result assumes that the temperature coefficients of resistance are well matched for sensing elements of the same doping type.

The expressions in Eq. (4.2) indicate that a calibration procedure must be performed to determine all six of the combined piezoresistive parameters B_1^n , B_2^n , B_3^n , B_1^p , B_2^p , B_3^p prior to using this sensor rosette. A combination of uniaxial and hydrostatic pressure testing can be utilized to complete this task. Uniaxial calibration testing is typically performed via the four point bending method where the wafer is cut into strips that are flexed as beams [186]. For the beam loading geometry shown in Figure 4.2a, the normal stress induced at points on the top surface of the strip that are between the bottom supports is given by


$$\sigma = \frac{3F(L-d)}{t^2h} \quad (4.4)$$

If a wafer strip along the x'_1 direction is subjected to four point bending and a known uniaxial stress $\sigma'_{11} = \sigma$ is applied in the x'_1 -direction, the expressions in Eq. (4.1) for the 0-90° oriented sensors yield the following resistance changes:


$$\begin{aligned} \frac{\Delta R_1}{R_1} &= B_1^n \sigma + \alpha_1^n T & \frac{\Delta R_3}{R_3} &= B_2^n \sigma + \alpha_1^n T \\ \frac{\Delta R_5}{R_5} &= B_1^p \sigma + \alpha_1^p T & \frac{\Delta R_7}{R_7} &= B_2^p \sigma + \alpha_1^p T \end{aligned} \quad (4.5)$$

From these expressions, it is clear that the constants B_1^n , B_2^n , B_1^p , B_2^p can be easily determined through a controlled isothermal application of uniaxial stress to a sensor rosette while monitoring the resulting resistance changes.

A pressure vessel for subjecting test chips to hydrostatic compression is shown in Figure 4.2b. If a sensor rosette is subjected to hydrostatic pressure ($\sigma'_{11} = \sigma'_{22} = \sigma'_{33} = -p$), the relations in Eq. (4.1) give:



(a) Four Point Bending Loading Geometry



(b) Hydrostatic

Figure 4.2 – Calibration Methods to Obtain Piezoresistive Coefficients

$$\frac{\Delta R_1}{R_1} = \frac{\Delta R_2}{R_2} = \frac{\Delta R_3}{R_3} = \frac{\Delta R_4}{R_4} = -[B_1^n + B_2^n + B_3^n]p + \alpha_1^n T \quad (4.6)$$

$$\frac{\Delta R_5}{R_5} = \frac{\Delta R_6}{R_6} = \frac{\Delta R_7}{R_7} = \frac{\Delta R_8}{R_8} = -[B_1^p + B_2^p + B_3^p]p + \alpha_1^p T$$

Therefore, the combinations $(B_1^n + B_2^n + B_3^n)$ and $(B_1^p + B_2^p + B_3^p)$ can be evaluated through a controlled isothermal application of a hydrostatic pressure to a sensor rosette while monitoring the resulting resistance changes. The individual values of B_3^n and B_3^p can then be obtained by combining the hydrostatic pressure calibration results with the uniaxial stress calibration results.

4.1.2 FC200 Silicon Test Chip

For packaging studies, special (111) silicon test chips (FC200) have been fabricated that incorporate an array of the optimized eight-element dual polarity measurement rosettes shown in Fig. 4.1, and that are capable of measuring the complete state of stress at the die surface (including the interfacial shear stresses). Figure 4.3 shows the layout of the FC200 flip chip test die used in this study. The basic chip image has dimensions of 5 x 5 mm (200 x 200 mils), and contains 200 μm (8 mil) pitch perimeter solder bumps. This chip includes 11 eight-element sensor rosettes, a diode for temperature measurement, and an eight-bit fuse style chip ID. A close up photograph of one of the FC200 sensor rosettes is shown in Figure 4.4. Analogous perimeter bumped chips of other sizes (2.5 x 2.5 mm and 10 x 10 mm) have also been fabricated. A cross-sectional schematic of the resistors appears in Fig. 4.5. Process simulations and experimental calibration results from a processing matrix have been used to verify that relatively large values of the piezoresistive coefficients have been achieved.




Figure 4.3 - FC200 Flip Chip Test Die (5 x 5 mm)




Figure 4.4 - Photograph of FC200 Sensor Rosette




Figure 4.5 - Cross Sectional Schematic of FC200 Resistors

Several wafers containing (111) silicon flip chip test chips have been used in the packaging stress studies discussed in later chapters. The wafers include FC200 chips shown in Figure 4.3 and both smaller FC100 chips and larger FC400 chips. All of the wafers were passivated with silicon nitride. Calibration procedures to determine the piezoresistive coefficients were performed as described below.

4.2 Calibration Results for the FC200 and FC400 Test Chips

4.2.1 Four-Point Bending Tests

As described earlier, the piezoresistive coefficients B_1 and B_2 for both the p- and n-type sensors on a (111) silicon test chip can be obtained by using the four-point bending method. Four point bending calibration of the sensors in the FC200/FC400 wafer lot was performed in this study. Strips oriented along the x'_1 -axis $[1\bar{1}0]$ and having planar dimensions of 0.2 x 6.0 inches and 0.4 x 6.0 inches were cut from the flip chip wafers and subjected to four point bending in the loading fixture shown in Figure 4.6. At several levels of applied loading, the resistances of the 0-90 p-type and 0-90 n-type sensors were measured via probing. The four point bending loads produced typical resistance changes of several hundred ohms, and the normal sensor unstressed resistance values were on the order of 10-11 k Ω . The recorded data were manipulated to yield plots of the normalized resistance changes versus the applied uniaxial stress. Typical results for the p-type and n-type sensors are shown in Figures 4.7 and 4.8, respectively. Using Eqs. (4.5), the slopes of the straight-line fits to the data in these plots should be the




Figure 4.6 – Four Point Bending Loading Fixture

desired piezoresistive coefficients B_1 and B_2 . The obtained coefficients for all of the performed tests are listed in Table 4.1 (p-Type Sensors) and Table 4.2 (n-Type Sensors).

Specimen	B_1^p (1/TPa)	B_2^p (1/TPa)	$B_1^p - B_2^p$ (1/TPa)
S1P1	489.7	-97.3	587.0
S2P1	439.8	-80.4	520.2
S1P3	464.2	-83.6	547.9
S1P4	456.3	-98.6	554.9
S1P5	457.4	-103.8	561.2
S1P6	451.0	-93.5	544.5
S1P7	451.3	-91.4	542.7
S1P8	467.5	-102.5	570.0
S1P9	465.3	-96.9	562.2
S1P10	447.5	-88.0	535.5
<i>Average</i>	459.0	-93.6	552.6
<i>St. Dev.</i>	13.8	7.8	18.8

Table 4.1 – Four Point Bending Calibration Results for the FC200/FC400 p-Type Sensors

Specimen	B_1^n (1/TPa)	B_2^n (1/TPa)	$B_1^n - B_2^n$ (1/TPa)
S1N1	-161.1	137.3	-298.4
S1N2	-161.0	157.2	-318.2
S2N1	-112.7	151.7	-264.4
S1N4	-155.6	130.4	-286.0
S1N5	-161.3	137.9	-299.2
S1N6	-145.7	130.8	-276.5
S1N7	-144.2	137.1	-281.3
S1N8	-152.4	145.8	-298.2
S1N9	-153.7	141.5	-295.2
S1N10	-140.2	135.2	-275.4
<i>Average</i>	-148.8	140.5	-289.3
<i>St. Dev.</i>	14.7	8.7	15.6

Table 4.2 – Four Point Bending Calibration Results for the FC200/FC400 n-Type Sensors





Figure 4.7 – Typical Normalized Resistance Change vs. Uniaxial Stress Data for the FC200/FC400 Flip Chip p-Type sensors





Figure 4.8 – Typical Normalized Resistance Change vs. Uniaxial Stress Data for the FC200/FC400 Flip Chip n-Type sensors

4.2.2 Hydrostatics Tests

As described earlier, the piezoresistive coefficient B_3 for both the p- and n-type sensors can be extracted by means of the hydrostatic calibration technique. If a sensor rosette is subjected to hydrostatic pressure ($\sigma'_{11} = \sigma'_{22} = \sigma'_{33} = -p$), the pressure coefficient π_p in eq. (4.6) can be defined by

$$\pi_p = -(\pi_{11} + 2\pi_{12}) = -(B_1 + B_2 + B_3) \quad (4.7)$$

Also the normalized resistance change equation for uniform pressure can be written as

$$\frac{\Delta R}{R} = -(\pi_{11} + 2\pi_{12})p + \alpha_1 T = \pi_p p + \alpha_1 T \quad (4.8)$$

The normalized resistance used in eq. (4.8) is defined by

$$\frac{\Delta R}{R} = \frac{R(\sigma, T) - R(0, 0)}{R(0, 0)} \quad (4.9)$$

where $R(\sigma, T)$ is the stressed resistance component and $R(0, 0)$ is the unstressed resistance component. It can be noted here that eq. (4.8) is true for the sensors on both (100) and (111) wafer planes and is also independent of the sensor orientation. Thus, the pressure coefficient π_p is orientation independent. Since, eq. (4.8) is orientation independent, it implies that under the application of a hydrostatic pressure load, a silicon conductor remains isotropic. Therefore, the pressure coefficients, π_p for both p- and n-type sensors can be evaluated through an application of a hydrostatic pressure to a sensor rosette while monitoring the resulting resistance and fluid temperature changes.

4.2.3 TCR Measurements

In the case of hydrostatic calibration, a high capacity pressure vessel was used to subject FC100 die (2.5 x 2.5 mm) to triaxial compression. As indicated by eq. (4.8), it is not possible to make temperature compensated hydrostatic measurements. Thus, the temperature effect is always a problem. In this study, it has been observed experimentally that the hydraulic fluid temperature change due to a 14 MPa pressure change is about 0.8 °C. Therefore, the temperature effects must be removed from hydrostatic calibration data before evaluating π_p , and accurate determination of the TCR α_1 of a sensor must be done prior to pressure coefficient measurement. For zero stress TCR measurement conditions, eq. (4.8) becomes

$$\frac{\Delta R}{R} = \alpha_1 T \quad (4.10)$$

The TCR α_1 can be extracted by measuring the resistance change versus temperature change of a sensor in a controllable oven. Once TCR measurements are performed, eq. (4.8) can be used to extract the values of π_p for p- and n-type resistors using hydrostatic tests.

4.2.4 Hydrostatic Test Procedure

In the present study, several sets of hydrostatic calibration tests were performed on the (111) Silicon FC100 test chips. The die were attached to specially designed printed circuit boards. The PCB was designed using Lavenir software and a schematic is shown in Figure 4.9. The chips were attached only at one corner to the PCB and then wire-bonded to get electrical access to the sensors. A picture of a die-attached and wire-




Figure 4.9 - TCR and Hydrostatic Printed Circuit Board

bonded die is shown in Figure 4.10. The wire-bonded die was first subjected to temperature change from below the room temperature to above room temperature, and resistances of the sensors were monitored at each temperature. A LabView program was developed to automatically control the oven temperature and to measure the sensor resistances at each temperature using computer-controlled GPIB devices. A similar bias setup to that shown in Appendix A was used for the measurements. During the TCR tests, no mechanical loads were applied to the sensor. These procedures were established in earlier research work at Auburn University by Mian and Kang [52, 89, 93, 189].

Once the TCR measurements were completed for every sensor, the chips were then subjected to hydrostatic pressure using the hydrostatic test setup shown in Figure 4.11. Figure 4.12 illustrates close-up views of the hydrostatic pressure vessel. To apply the pressure loading, the die were first inserted into the oil-filled pressure vessel and the vessel was sealed. A pump connected to the vessel was used to pressurize the chamber. During the tests, the resistances of the sensors were recorded using GPIB devices, and the fluid temperature was monitored at every load step. Another data acquisition program was developed using LabView. Typical TCR and hydrostatic calibration data similar to those found in this work are given in references [89] and [189]. The average experimentally measured values and standard deviations of all six piezoresistive coefficients B_1 , B_2 , and B_3 (for both p and n-type sensors) are listed in Table 4.3.

	B_1^p (1/TPa)	B_2^p (1/TPa)	B_3^p (1/TPa)	B_1^n (1/TPa)	B_2^n (1/TPa)	B_3^n (1/TPa)
<i>Average</i>	459.0	-93.6	-452.6	-148.8	140.5	-75.5
<i>St. Dev.</i>	13.8	7.8	5.1	14.7	8.7	4.4

Table 4.3 - All Six Calibrated Piezoresistive Coefficients




Figure 4.10 - Wire-Bonded Die for TCR and Hydrostatic Tests






Figure 4.11 - Hydrostatic Test Setup



(a)



(b)

Figure 4.12 - Hydrostatic Pressure Vessel

4.3 Test Chip Application Procedure

The procedure used in this study for test chip applications includes wafer fabrication, initial resistance characterization, stress sensor calibration, packaging assembly, resistance measurements after packaging, and stress calculation. The (111) silicon FC200 test chips (Figure 4.3) used in this work were fabricated using 6 inch silicon wafers and a (111) silicon bipolar process. Silicon nitride passivation was applied on the wafer surface to provide protection. Some of the wafers were then sawed into strips, and four-point bending and hydrostatic calibrations were performed. The strips and remaining wafers were then diced into individual die. The calibrated test chips were packaged in flip chip on laminate assemblies using the SMT line at the Center for Advanced Vehicle Electronics (CAVE) in Auburn University. The sensor resistances were measured at various stages of the packaging process. The stress components at the sensor rosette locations on the die surface were then extracted from the measured resistance changes. Some additional details on the procedure for test chip application are reviewed below. These procedures were established in earlier research work at Auburn University by Zou [193].

4.3.1 Resistance Measurements

The resistances of the sensor rosettes were measured using a GPIB controlled data acquisition system. Using the measured resistance changes and eqs. (4.2-4.3), the die stresses can be calculated. In this work, initial resistance measurements were measured after solder joint reflow. Subsequent resistance measurements were made at several

points after underfill dispense. The general procedure for making resistance measurements with the FC200 test chips is now discussed.

The equipment utilized in the experimental procedure included:

- Computer

A PC-based computer was used to control the instrumentation for resistance measurements through a GPIB board. The control programs were written in LabView, and the program logic and program interface are shown in Figures 4.13 and 4.14, respectively.

- Keithley 7002 Switch System (Scanner)

The scanner was controlled to turn on or off either one or multiple channels to make the resistance measurements. Up to five scanner boards were used for packaged sample measurements with the FC400 test chip.

- HP Multimeter #1

The first HP multimeter was used to determine the current through the measured resistors.

- Power Supply

When measuring the resistance of sensors on the FC200 test chips, a power supply was used to provide bias in the circuit to prevent current leakage, and to provide voltage to the measured resistors. In this study, the voltage across a resistor sensor was set to be 1V.




Figure 4.13 – LabView Program Logic for Test Chip Measurements




Figure 4.14 – LabView Program Interface for Test Chip Measurements

- HP Multimeter #2

A second HP multimeter was used to measure the exact voltage applied to the sensor resistors. The reading of the multimeter should be around the bias voltage, which was set to be 1V. This voltage reading was later used for the resistance calculations.

- HP Multimeter #3

A third multimeter was connected to a resistance thermometer (thermistor) that was set beside the package sample being measured. In this way, the time dependent temperature change of the assembly could be recorded. The temperature measurements were important when the packaged die surface stresses were studied as a function of temperature, or when the die surface stresses were investigated during an encapsulant cure cycle.

- Delta Design 9010 Temperature Controller


A Delta Design oven was also controlled by the computer through the GPIB board, and used to provide known temperature changes for characterization of packaging samples. The temperature was typically swept over a large range from a low temperature (as low as -180 °C) to a high temperature (as high as 170 °C). The increment of the temperature between sensor readings was usually set to be 5 °C, and the temperature at each step was maintained for at least 5 minutes before measurements were taken to ensure a uniform temperature distribution within the packaging sample.

- Accessories


For the flip chip on laminate measurements, a pair of edge connectors were used to contact to gold plated tabs on the perimeter of the substrates. Ribbon cables and

connectors (50-100 pins) were also needed to provide electrical connections between the edge connectors and the measurement equipment. Specially designed interface boards were used to interconnect between the scanner cards and the board edge connectors through 96 wire ribbon cables. Pictures of the interface board and junction box specially designed for the test chip measurements in this work are shown in Figure 4.15. Each interface board is capable of measuring up to 4 sensor rosettes or 32 resistor sensors. Ribbon cable connectors were attached directly to the interface boards by using wave soldering technique [Figure 4.15b].

In every eight element rosette on the FC200 and FC400 test chips, there are four p-type and four n-type resistors orientated at angles of 0° , 90° , $+45^\circ$, -45° from the x'_1 -direction. These resistors are denoted as P1, P2, P3, P4, and N1, N2, N3, N4. As shown in Figure 4.16, the basic rosette image occurs in both horizontal and vertical formats on a test chip. When comparing the two configurations, the orientation of a particular rosette element will switch from 0° to 90° , or from $+45^\circ$ to -45° . In the FC200 (200 x 200 mil) test chip (shown in Figure 4.17), 88 resistors are organized into 11 rosettes. Rosettes 1, 2, 4, 5, 6, 7, 8, 10, 11 belong to type 1 (horizontal), and rosettes 3, 9 are type 2 (vertical). In Figure 4.18, the methods utilized for measuring the resistances of sensor P1 in a horizontal rosette and sensor P2 in a vertical rosette are given. The power supply provides a 1 V voltage. Referring to Figure 4.18, the multimeter (ammeter) serves as a shunt to prevent current from entering the lower sensor, and also measure the current passing through the upper sensor. Thus, the resistance of the upper sensor is simply the applied voltage of 1 V divided by the measured current.



(a)




(b)




(c)

Figure 4.15 – Interface Board and Junction Box for Test Chip Measurements



Rosette from FC200 Test Chip (Type 1)



Rosette from FC200 Test Chip (Type 2)

Figure 4.16 – Rosette Types 1 and 2 (Horizontal and Vertical)






Figure 4.17 - Measurement Rosette Numbering on a 200 x 200 mil FC200 Test Chip



Wiring to Evaluate Sensor P1 in a Horizontal (Type 1) Rosette



Wiring to Evaluate Sensor P2 in a Vertical (Type 2) Rosette

Figure 4.18 - Typical Resistance Measurement Wiring Diagram for the FC200 Test Chip Rosette

One bank in a scanner card can be used to measure the resistances of all sensors in one rosette. There are four banks in a scanner card. Therefore, three scanner cards are needed to measure all 11 of the sensor rosettes that are accessible by perimeter pads in a 200 x 200 mil FC200 test chip. Table 4.4 shows the utilized connections between the bonding pads of a rosette in Figure 4.16 and the channel numbers of a bank in a scanner card.

Pad Number	Channel Status	
	H	L
7	1	
1	2	3
2	5	6
3, 4		4
5	7	8
6	9	10

Table 4.4 - Connection between Bonding Pads and Channels in a Bank of One Scanner Card

As shown in Figure 4.18, the 8 sensor in a rosette are configured as the parallel connection of four two-element half bridges. For measurements using the half-bridges, the substrate is grounded, and a bias of -1 V is applied to both the p-well and the common connection at the top of the half-bridge resistors as indicated in Fig. 4.19. The output voltages at the nodes $V_1 \dots V_4$ are then proportional to the four normalized resistance change difference terms present in the expressions in Eqs. (4.2-4.3).

For example, V_1 is proportional to

$$V_1 \propto \left(\frac{\Delta R_1}{R_1} - \frac{\Delta R_3}{R_3} \right) \quad (4.11)$$

for small fractional resistance variations. In this particular work, however, the individual resistor changes were measured directly utilizing the techniques shown in Figures 4.20 and 4.21, and as described above and shown in Figure 4.18. For the case in Figure 4.20, an ammeter is used to force the current in upper resistor R_U to bypass lower resistor R_L and flow through the ammeter. The ammeter must force the voltage across R_L to be zero and should be implemented using a high quality digital multimeter or an electrometer (such as the Keithley 6512). The circuit in Figure 4.21 functions in a similar manner. In this case the ammeter forces the current in resistor R_U to be zero, and the measured current is due to resistor R_L acting alone.

Wiring diagrams for the FC200 resistance measurements viewed as chip cross-sections are presented in Appendix A.




Figure 4.19 - Bias for Half Bridge Resistance Measurements




Figure 4.20 - Bias for Resistance Measurements (Upper Arm of Half-Bridge)




Figure 4.21 - Bias for Resistance Measurements (Low Arm of Half-Bridge)

CHAPTER 5

DIE STRESS CHARACTERIZATION IN FLIP CHIP ON LAMINATE ASSEMBLIES

5.1 Introduction

Minimizing device side die stresses is especially important when multiple copper/low-k interconnect redistribution layers are present. Mechanical stress distributions in packaged silicon die resulting during assembly or environmental testing can be accurately characterized using test chips incorporating integral piezoresistive sensors. A schematic of a flip chip assembly is shown in Figure 5.1. As shown in Figure 5.2, flip chip solder bumps can be subjected to large shear strains during thermal cycling. A typical solder bump failure in flip chip packages due to large shear strains is shown in Figure 5.3. Underfill encapsulation is used with flip chip die assembled to laminate substrates to distribute and minimize the solder joint strains, thus improving thermal cycling fatigue life. With the die coupled to the substrate through the underfill epoxy, the coefficient of thermal expansion mismatch between the silicon and the laminate produces a bending or curvature of the assembly (and thus the silicon die) upon changes of temperature [150]. This leads to a greatly reduced dependence of the solder bump shear strains on the distance from the chip center (neutral point). With underfill, delamination at the underfill/die interface often becomes the primary failure mode.




Figure 5.1 - Typical Cross-Section of a Flip Chip Package




Figure 5.2 – Shearing of Solder Bumps During Temperature Cycling






Figure 5.3 – Solder Joint Failure in a Flip Chip Package Due to Large Shear Strains

The typical underfill/die interface delamination failure in a flip chip assembly is shown in Figure 5.4(a). If interfacial cracks develop and propagate to the neighboring solder bumps, the previously described stress relief on the solder joints will be lost and the onset of solder joint fatigue cracking will be hastened (Shown in Figure 5.4b and 5.4c). At room temperature, high tensile normal stresses exist on the backside of the underflowed flip chip die (Figure 5.5), while compressive normal stresses are typically produced on the device side of the die containing the solder bump interconnections. These backside tensile stresses can lead to fracture (Figure 5.6), and are more severe for larger area die, larger thickness die, and die exposed to lower temperatures [157]. Fractures initiate at small flaws on the backside of the die have also been observed during the flip chip solder reflow process. Knowledge of the in-plane stress components and the interfacial (out-of-plane) shear stresses that occur at the die surface can be used to characterize underfill adhesion and reliability of the die passivation to underfill interface.


There are several additional reliability concerns with the latest generation of integrated circuit chips containing multiple copper/low-k high density interconnect layers, and minimizing the device side die stresses is especially important. The low-k dielectrics under development are often low modulus (soft) and porous, and have low fracture toughness. Thus, mechanical stresses imparted to the die surface by flip chip underfills (or wirebonding and molding) can lead to delaminations and/or cracking in the interlayer dielectric (ILD). The optimal flip chip packaging configuration for copper/low-k die is one which both minimizes die surface stresses and achieves



(a) Underfill/Die Interface Delamination Failure



(b) Interfacial Cracks Develop and Propagate to the Neighboring Solder Bumps



(c) Solder Joint Fatigue Cracking

Figure 5.4 – Underfill/Die Interface Delamination and Solder Joint Fatigue Failure




Figure 5.5 - Bending of a Flip Chip Assembly




Figure 5.6 - Die Cracking

acceptable solder joint reliability in thermal cycling. For this reason, it is highly desirable to perform in-situ characterization of the in-plane stress components and the interfacial (out-of-plane) shear stresses that occur at the die surface in underfilled flip chip assemblies.

Stress sensing test chips are powerful tools for measuring in-situ stresses in electronic packages [90]. In prior work, investigators have used variations of the Sandia ATC04 test die to examine device side die stresses in flip chip on laminate assemblies [139, 141, 163]. In these studies, the wirebond ATC04 test chip was redistributed to have a full array of eutectic tin-lead solder balls, and the distribution of stress across the die surface and the variation of stress magnitudes with underfill material type has been studied. In addition, the buildup of stress during assembly cooldown after underfill cure has been observed. Finally, preliminary investigations on the variations in the die stresses during thermal cycling reliability tests have been performed.

As discussed above, typical failure modes in flip chip on laminate assemblies are delaminations between the silicon die and underfill (leading to solder ball fatigue), and backside (topside) die cracking due to assembly flexure. The previous work discussed above concern device side measurements made using (100) silicon test chips. The use of test chips fabricated in the (100) plane allow in-plane stresses to be characterized, but precludes the measurement of the interfacial (out-of-plane) shear stresses between the underfill layer and die surface. Such in-plane stress measurements can be useful for verification of finite element simulations. To further aid in investigation of flip chip failure phenomena, (111) silicon test chips that can be used to measure all of the die stress components including the interfacial shear stresses [23, 92, 167, 169] have

developed. In previous studies, the authors have demonstrated the application of such chips for die stress characterization in molded quad flat packs [23], chip on board assemblies [167] and ceramic pin grid arrays [169]. In this work, (111) stress test chips are being used to measure die stress distributions in flip chip on laminate assemblies.

In my previous flip chip study [142, 194], the mechanical stresses present on the backside of the die at each stage of flip chip assembly process were investigated. Special backside bumped (111) silicon wirebond test chips were developed for this purpose. The backside die stress variation was observed during underfill curing, and nonlinear three-dimensional finite element models were developed to predict the tensile normal stress buildup during underfill cure. One of the most interesting results from this study was that a stress “overshoot” phenomenon was observed during the cooldown after cure. The maximum backside die stresses in the assembly were found to occur very quickly during the first 60 seconds of the cooldown; and the assembly then appeared to “relax”. The mechanism believed to be responsible for the overshoot in the backside die stresses is differential cooling of the assembly. The backside of the die (location of the sensors) is exposed to the ambient air and cools more quickly than the inside of the assembly (solder balls and underfill), depending upon heat conduction and convection effects. When the temperature of the inside of the assembly “catches up” to the outside of the assembly, the stress levels on the backside of the die decrease. The observed overshoot of the backside tensile stresses occurring during cooldown typically peaked at 25-50% above the final steady state room temperature values. Therefore, the overshoot phenomenon is very important as it could lead to die cracking due to higher than expected transient peak tensile stress values resulting during the cooldown. It should be noted that this type of stress

overshoot phenomena was not observed during curing and cooldown of Chip-on-Board packages where test chip sensors were encapsulated inside the package [167].

In this chapter, measurements of thermally induced stresses in flip chip on laminate assemblies are presented. The mechanical stresses on the device side of the flip chip die have been measured, where compressive normal stresses are developed due to bending of the flip chip on laminate assemblies. The utilized piezoresistive test chips were fabricated using (111) wafers, and the die were bumped with 200 μm (8 mil) pitch perimeter solder balls. The flip chip test die were then packaged, and die surface stresses were measured throughout the assembly process. Transient die stress measurements have been made during underfill cure, and the room temperature die stresses in final cured assemblies have been compared for several different underfill encapsulants. The experimental stress measurements in the flip chip samples were also correlated with finite element predictions for the tested configurations. In addition, stress variations have been monitored in the assembled flip chip die as the test boards were subjected to slow temperature changes from -40 to +150 °C for three different underfill materials. Using these measurements and numerical simulations, valuable insight has been gained on the effects of assembly variables and underfill material properties on the reliability of flip chip packages.

5.2 Stress Equations for Test Chip Applications

Using the expressions generated through application of eq. (3.15) to each of the eight sensing elements, the following expressions for individual stress components were used for this study [90]:

$$\begin{aligned}
\sigma'_{11} &= \frac{(B_3^p - B_2^p) \left[\frac{\Delta R_1}{R_1} - \frac{\Delta R_3}{R_3} \right] - (B_3^n - B_2^n) \left[\frac{\Delta R_5}{R_5} - \frac{\Delta R_7}{R_7} \right]}{2[(B_2^p - B_1^p) B_3^n + (B_1^p - B_3^p) B_2^n + (B_3^p - B_2^p) B_1^n]} \\
&+ \frac{B_3^p \left[\frac{\Delta R_1}{R_1} + \frac{\Delta R_3}{R_3} - 2\alpha_1^n \Gamma \right] - B_3^n \left[\frac{\Delta R_5}{R_5} + \frac{\Delta R_7}{R_7} - 2\alpha_1^p \Gamma \right]}{2[(B_1^n + B_2^p) B_3^p - (B_1^p + B_2^n) B_3^n]} \\
\sigma'_{22} &= - \frac{(B_3^p - B_2^p) \left[\frac{\Delta R_1}{R_1} - \frac{\Delta R_3}{R_3} \right] - (B_3^n - B_2^n) \left[\frac{\Delta R_5}{R_5} - \frac{\Delta R_7}{R_7} \right]}{2[(B_2^p - B_1^p) B_3^n + (B_1^p - B_3^p) B_2^n + (B_3^p - B_2^p) B_1^n]} \\
&+ \frac{B_3^p \left[\frac{\Delta R_1}{R_1} + \frac{\Delta R_3}{R_3} - 2\alpha_1^n \Gamma \right] - B_3^n \left[\frac{\Delta R_5}{R_5} + \frac{\Delta R_7}{R_7} - 2\alpha_1^p \Gamma \right]}{2[(B_1^n + B_2^p) B_3^p - (B_1^p + B_2^n) B_3^n]} \\
\sigma'_{33} &= \frac{-(B_1^p + B_2^p) \left[\frac{\Delta R_1}{R_1} + \frac{\Delta R_3}{R_3} - 2\alpha_1^n \Gamma \right] + (B_1^n + B_2^n) \left[\frac{\Delta R_5}{R_5} + \frac{\Delta R_7}{R_7} - 2\alpha_1^p \Gamma \right]}{2[(B_1^n + B_2^p) B_3^p - (B_1^p + B_2^n) B_3^n]}
\end{aligned} \tag{5.1}$$

$$\begin{aligned}
\sigma'_{13} &= \frac{\sqrt{2}}{8} \left[\frac{(B_1^p - B_2^p) \left[\frac{\Delta R_4}{R_4} - \frac{\Delta R_2}{R_2} \right] - (B_1^n - B_2^n) \left[\frac{\Delta R_8}{R_8} - \frac{\Delta R_6}{R_6} \right]}{(B_2^p - B_1^p) B_3^n + (B_1^p - B_3^p) B_2^n + (B_3^p - B_2^p) B_1^n} \right] \\
\sigma'_{23} &= \frac{\sqrt{2}}{8} \left[\frac{-(B_1^p - B_2^p) \left[\frac{\Delta R_1}{R_1} - \frac{\Delta R_3}{R_3} \right] + (B_1^n - B_2^n) \left[\frac{\Delta R_5}{R_5} - \frac{\Delta R_7}{R_7} \right]}{(B_2^p - B_1^p) B_3^n + (B_1^p - B_3^p) B_2^n + (B_3^p - B_2^p) B_1^n} \right] \\
\sigma'_{12} &= \frac{-(B_3^p - B_2^p) \left[\frac{\Delta R_4}{R_4} - \frac{\Delta R_2}{R_2} \right] + (B_3^n - B_2^n) \left[\frac{\Delta R_8}{R_8} - \frac{\Delta R_6}{R_6} \right]}{2[(B_2^p - B_1^p) B_3^n + (B_1^p - B_3^p) B_2^n + (B_3^p - B_2^p) B_1^n]}
\end{aligned}$$

Superscripts n and p are used on the combined piezoresistive coefficients to denote n-type and p-type resistors, respectively. From the expressions in eq. (5.1), it is clear that the extraction of the three shear stresses $\sigma'_{12}, \sigma'_{13}, \sigma'_{23}$ from the measured resistance

changes is temperature compensated (independent of T). Evaluation of the individual normal stress components requires measurement of the normalized resistance changes of the sensors and the temperature change T experienced by the sensing elements. The temperature coefficients of resistance $\alpha_1, \alpha_2, \dots$ must also be known for each doping type. They can be obtained using thermal cycling calibration experiments where the resistances of the sensing elements are monitored as a function of temperature. The measured resistance change versus temperature response is fit with a general polynomial to extract the temperature coefficients of resistance. Typically, only first and second order temperature coefficients are needed.

Jaeger, et al. [184, 191] have previously discussed the difficulties in obtaining accurate temperature change values over the long time spans typical of measurements made with piezoresistive sensors. In addition, it has been demonstrated that temperature measurement errors of as little as 0.25 °C can cause serious errors in the experimental values of the stresses extracted with non temperature compensated formulas such as the first three expressions in eq. (5.1). Thus, it has been recommended to restrict measurement efforts to temperature compensated stress combinations where the temperature coefficient of resistance terms cancel in the stress extraction equations. Besides the three shear stresses, the in-plane normal stress difference can be shown to be an additional temperature compensated quantity using the first two expressions in eq. (5.1):

$$\sigma'_{11} - \sigma'_{22} = \frac{(B_3^p - B_2^p) \left[\frac{\Delta R_1}{R_1} - \frac{\Delta R_3}{R_3} \right] - (B_3^n - B_2^n) \left[\frac{\Delta R_5}{R_5} - \frac{\Delta R_7}{R_7} \right]}{[(B_2^p - B_1^p) B_3^n + (B_1^p - B_3^p) B_2^n + (B_3^p - B_2^p) B_1^n]} \quad (5.2)$$

The results in eqs. (5.1, 5.2) assume that the temperature coefficients of resistance are well matched for sensing elements of the same doping type. In addition, a calibration procedure must be performed to determine all six of the combined piezoresistive parameters B_1^n , B_2^n , B_3^n , B_1^p , B_2^p , B_3^p prior to using the sensor. A combination of uniaxial and hydrostatic pressure testing can be utilized to complete this task [90, 92].

5.3 Stress Test Chips

A series of (111) silicon stress test die have developed for use in flip chip investigations. The chip designs incorporate arrays of the optimized eight-element dual-polarity sensor rosettes (Figure 4.1) that are capable of measuring the complete state of stress at the die surface (including the interfacial shear stresses). Figure 5.7 shows the layout of the FC200 flip chip test die used in this study. The basic chip image has dimensions of 5 x 5 mm (200 x 200 mils), and contains 200 μm (8 mil) pitch perimeter solder bumps. This chip includes 11 eight-element sensor rosettes, a diode for temperature measurement, and an eight-bit fuse style chip ID. A close up photograph of one of the FC200 sensor rosettes is shown in Figure 5.8. Analogous perimeter bumped chips of other sizes (2.5 x 2.5 mm and 10 x 10 mm) have also been fabricated.

The eight rosette elements are routed to the die bond pads in a manner that allows them to be configured as four two-element half-bridges in order to simplify the resistor change measurements. A fully ion-implanted bipolar process has been used to balance the n- and p-type sheet resistances and resistor values, while maintaining high sensitivity to stress. Wafer bumping was performed using the Flip Chip Technologies (Kulicke and Soffa) process with an aluminum, nickel vanadium, and copper under bump metallurgy




Figure 5.7 - FC200 Flip Chip Test Die (5 x 5 mm)




Figure 5.8 - Photograph of FC200 Sensor Rosette

and 63Sn-37Pb solder alloy. The die pads have dimensions of 125 x 125 μm (5 x 5 mils), with a 75 μm (3 mil) spacing between pads. As shown in Figures 5.7 and 5.8, the corner bumps were not included in the perimeter arrays solder ball arrays. This intentional omission eases PCB routing challenges and removes the least reliable solder joints from the design.

When assembled in an underfilled flip chip configuration, the test chips have the piezoresistive sensors electrically accessible through the solder balls. Using the theoretical expressions in eqs. (5.1, 5.2), the stresses can be calculated from the measured resistance changes. The piezoresistive coefficients B_1 , B_2 and B_3 present in the rosette equations were obtained for the test chips in the work using four-point bending and hydrostatic calibration methods. The average experimentally measured values are listed in Table 5.1. Further details on the calibration tests can be found in references [90, 92].

Piezoresistive Coefficients FC200 Test Chip (TPa^{-1})					
B_1^p	B_2^p	B_3^p	B_1^n	B_2^n	B_3^n
459.0	93.6	-452.6	-148.8	140.5	-75.5

Table 5.1 - Calibrated Piezoresistive Coefficients

5.4 Test Board Assembly

The FC200 stress test chip wafers have a thickness of 625 μm (25 mils). In this study, wafers thinning process has not performed, so that the nominal dimensions of each test chip were 5.0 x 5.0 x 0.625 mm (200 x 200 x 25 mils). Test boards were designed and fabricated for preparation of the FC200 flip chip on laminate assemblies.

Each test board was designed to accommodate a single centrally bonded FC200 stress test chip and its 88 solder bumps along the perimeter of the die. The printed circuit board was designed using Lavenir software, and Figure 5.9 shows the layout of the PCB design. The test board dimensions were 114 x 83 x 0.75 mm, and they were fabricated using FR4-06 prepreg, and copper traces with an electroless Nickel immersion Gold finish. Photos of an assembled test board and an underfilled FC200 stress die are shown in Figure 5.10. The soldermask opening under the chip on the test board was designed with the so-called “finger” approach as shown in Figure 5.11, so that the ends of the PCB traces were used as bonding points for the flip chip solder balls.

The test boards were assembled at the SMT Line at Auburn University. Figure 5.12 schematically shows the steps of flip chip assembly and underfill process. Prior to placement, the test chip solder balls were dipped into a tacky, no-clean solder flux. The die were then aligned and placed on the test substrates using a Siemens SIPLACE F⁵ high speed pick and place machine (Figure 5.12). Reflow was performed under a Nitrogen atmosphere in a Heller 1700 reflow oven.

After solder reflow, initial sensor resistance data were measured to establish the “zero stress state” sensor resistance values. In reality, there are small stresses present in the chip due to the reflow process. In our previous flip chip studies, we have measured the sensor resistances before and after reflow (die were manually probed before reflow), and then evaluated the stresses due to just the reflow process. The magnitudes of the measured die normal stresses due to die attachment were found to be universally small (e.g. 0-2 MPa). In this investigation, the die stresses due to solder reflow have been neglected to avoid the tedious process of probing the bumped stress chips before




Figure 5.9 - PCB Design Layout for FC200 Flip Chip Assembly





Figure 5.10 - Photos of an Assembled Test Board and Test Chip




Figure 5.11 - Finger Soldermask Design





Figure 5.12 – The Flip Chip Assembly and Underfilling Process Steps


assembly. With this approach, the initial resistance values after reflow were assumed to be zero stress values, and all stress measurements are truly indicating the change in the die stress between the current state (where the final resistance values are measured) and the initial state (after reflow). Given the small magnitudes of the die stresses due to the reflow process, this approximation seems quite reasonable.

The test board design allowed for 3 options for electrical connection to the FC200 stress sensors including edge connector, through holes for soldering individual wires, or through holes for soldering a ribbon cable connector. For both flexibility and ease of implementation in a variety of thermal environments, edge connectors were used for all connections to the test assemblies. All resistance measurements were completed using a PC-based data acquisition system incorporating a GPIB scanning system and digital multimeters. After measuring the initial resistances after solder joint reflow, the test boards were subjected to an 8 hour dehydration bake to avoid any voids or bubbles in the underfill encapsulant due to moisture evolution from the substrate during the underfill cure cycle.


Three different capillary flow underfill encapsulant materials from different vendors were used in the FC200 stress chip experiments. Photographs of assemblies with the three different underfills are shown in Figure 5.13. Each material was a snap/quick cure underfill requiring 5-30 minutes of high temperature curing. The glass transition temperatures, coefficients of thermal expansion, and recommended cure conditions for the three underfills are given in Table 5.2. The underfills were dispensed at near one corner of the die using a CAM/ALOT 3700 dispensing system. The work



(a) Flip Chip Assembly with Underfill UF1



(b) Flip Chip Assembly with Underfill UF2



(c) Flip Chip Assembly with Underfill UF3

Figure 5.13 – Flip Chip Assembly with Different Underfills

holder supporting the assemblies was heated to 95 °C prior to underfill dispense, and the fast flow materials completely underfilled the die with one dot dispensed at the one corner.

Underfill Material	T _g	α (1/°C) (Below T _g)	Recommended Cure Conditions
UF1	130 °C	35 x 10 ⁻⁶	165 °C / 5 min
UF2	146 °C	48 x 10 ⁻⁶	165 °C / 10 min
UF3	137 °C	25 x 10 ⁻⁶	150 °C / 30 min

Table 5.2 - Underfill Properties (Vendor Specified)

After dispense, the underfills were cured under the specified conditions in a box oven. Thermocouples were used to verify that proper durations of oven exposure were utilized and that the recommended cure temperature conditions were actually achieved within the underfill material. The transient sensor resistances were monitored during the cure cycle. After final assembly was completed, the sensor resistances were also measured at room temperature, and as a function of temperature during a slow change from -40 to +150 °C. Using the measured resistance change data from each step of the assembly procedure, the die stress variations were easily calculated using eqs. (5.1, 5.2).

A total of 25 specimens were prepared for each underfill encapsulant. For each board and FC200 chip, the 11 rosette sites (88 resistors) were monitored at each stress evaluation point. Figure 5.14 shows the rosette site designations for the resistance/stress measurements.




Figure 5.14 - Rosette Sites for Stress Measurement

5.5 Flip Chip Stress Measurements

The FC200 test chip assemblies have been utilized to measure the die stresses in flip chip on laminate assemblies during underfill cure, and as a function of temperature after cure. Using these measurements and ongoing numerical simulations, valuable insight has been gained on processing induced variations and failure phenomena in flip chip on laminate assemblies.

5.5.1 Stress Variation During Underfill Cure

As mentioned previously, transient sensor resistances were monitored during the entire underfill encapsulant cure process. Typical results for the underfill temperature and stress histories during underfill curing (5 minute snap cure at 165 °C for material UF1) are shown in Figures 5.15-5.21. Figure 5.15 illustrates the underfill temperature as monitored by a thermocouple placed within the underfill in one of the samples. It can be seen that it takes the underfill within the flip chip assembly approximately 3 minutes to come up to the 165 °C temperature of the cure oven. For this reason, the samples were actually left in the oven for at least 8 minutes (480 seconds) to insure that the 5-minute snap cure condition at 165 °C was realized.

Figure 5.16 shows the variation of the in-plane normal stress difference with time in one of the assemblies (Board 11, Underfill UF1) at the rosette located at site 2 (on the die boundary at the midpoint of one of the die sides). This site is the location of the maximum value on the die surface (see later measurement results and finite element simulation results for justification). Likewise, Figure 5.17 shows the variation of the in-plane shear stress with time in one of the assemblies (Board 30, Underfill UF1) at the




Figure 5.15 - Underfill Temperature Variation with Time in the Cure Oven




Figure 5.16 - Typical Normal Stress Variation During Underfill Cure




Figure 5.17 - Typical In-Plane Shear Stress Variation During Underfill Cure

rosette located at site 9 (in one of the die corners). Again, this corner site is expected to be the location of the maximum shear stress value (in magnitude) on the die surface.

Examining either Figure 5.16 or 5.17, we can attempt to explain the observed stress history during the cure cycle. At time $t = 0$, the boards have just been removed from the hot stage (95 °C) in the CAM/ALOT 3700 dispensing system and carefully inserted in the data acquisition system edge connector and placed in the cure oven. The curing stress measurements were started as soon as the oven door was closed. At this point, the underfill encapsulant is still liquid, the assembly temperature is approximately 95 °C (underfill dispense temperature), and the die stresses are nearly zero. The stresses at $t = 0$ should not be exactly zero because there will be some die stress produced in the assembly due to the change from the room temperature of 23 °C (where the initial sensor resistances were measured) and the 95 °C temperature of the assembly where measurement of the transient sensor resistances is initiated. These small stresses at $t = 0$ are due to the mismatch in expansion coefficient between the die and PCB, and the fact that the solder balls prevented either material from freely expanding.

During the first 8 minutes (480 seconds) of exposure to the 165 °C temperature in the cure oven, the assembly temperature gradually is heated from 95 to 165 °C. It is seen that this temperature change is accompanied by small changes in the stresses on the die surface contacting the underfill. These are likely due mostly to the encapsulant shrinkage during cure and other complicated changes in the polymeric underfill material as it hardens. All of the observed stress variations during the 165 °C cure are “S” shaped, suggesting multiple types of material changes are happening simultaneously. Although no modeling of this complex behavior is attempted here, there have been several recent

investigations that have explored stress prediction in flip chip assemblies during underfill cure [153-155].

Upon completion of the hold at 165 °C, the boards were removed from the oven and allowed to cool on a flat table (chip side facing up) in a room temperature environment. As seen in Figures 5.16-5.17, the majority of the final assembly die stresses are built up during the cooling of the flip chip assembly after cure, where the underfill encapsulant is fully hardened and can provide a significant stiffness to cause the flip chip assembly to bend. The final die stress component magnitudes resulting during cooldown were typically observed to be 5-10 times larger than the maximum values observed while the sample was in the oven during the 165 °C cure cycle. Unlike our earlier cure stress measurements on the backside of the flip chip die [142], no stress “overshoot” phenomena was observed for the device surface during cooldown. These results further support our hypothesis in reference [142] that the observed tensile stress overshoot on the die backside is due to differential cooling of the assembly.

The stress histories during underfill curing for other two underfill materials (UF2 and UF3) are shown in Figures 5.18-5.21. The variations of the in-plane normal stress difference with time for underfill UF2 (10 minute snap cure at 165 °C) and for underfill UF3 (30 minute cure at 150 °C) are shown in Figures 5.18 and 5.19, respectively. Similarly, the variations of the in-plane shear stress with time for underfill UF2 and for underfill UF3 are shown in Figures 5.20 and 5.21, respectively.




Figure 5.18 - Typical Normal Stress Variation During Underfill Cure for Underfill UF2




Figure 5.19 - Typical Normal Stress Variation During Underfill Cure for Underfill UF3




Figure 5.20 - In-Plane Shear Stress Variation During Underfill Cure for Underfill UF2




Figure 5.21 - In-Plane Shear Stress Variation During Underfill Cure for Underfill UF3

5.5.2 Stresses After Underfill Encapsulation

After underfill cure and cooldown, the final assembly room temperature die stresses were characterized. In this case, the initial and final sensor resistance measurements used to evaluate the stresses were both made at room temperature (23 °C). Thus, all thermal errors in application of the sensors will be minimized ($T = 0$). Figures 5.22-5.27 show the measured data for the in-plane normal stresses σ'_{11} and σ'_{22} , in-plane normal stress difference ($\sigma'_{11} - \sigma'_{22}$), in-plane shear stress σ'_{12} , and out-of-plane shear stresses σ'_{13} and σ'_{23} , respectively. At every rosette site in these plots, results are given for each of the 3 underfill encapsulants. The values beside each rosette site indicate the average and standard deviation from the 25 specimens used for each encapsulant.

As expected for an encapsulated die surface, the average in-plane normal stresses σ'_{11} and σ'_{22} were highly compressive over the entire die surface. The magnitudes were quite different for the three underfill materials, with the compressive die stresses for UF3 being the highest, followed by the stresses for UF2 and UF1, respectively. There is no single material property of the underfill that solely determines the die in-plane normal stress magnitudes. However, several properties including the elastic modulus, coefficient of thermal expansion, and glass transition temperature are known to make significant contributions to the magnitudes of the underfill encapsulation-induced die stress. For the materials in question, the elastic modulus has been characterized as a function of temperature by uniaxial testing using a microscale tension-torsion testing machine [156]. As shown in Figure 5.28, the elastic modulus of material UF3 is significantly higher than the other two materials at all temperatures. While this leads to higher die in-plane normal




Figure 5.22 - Average Stresses after Underfill Cure




Figure 5.23 - Average Stresses after Underfill Cure




Figure 5.24 - Average Stresses after Underfill Cure




Figure 5.25 - Average Stresses after Underfill Cure




Figure 5.26 - Average Stresses after Underfill Cure




Figure 5.27 - Average Stresses after Underfill Cure




Figure 5.28 - Elastic Modulus vs. Temperature

stresses (see Figures 5.22-5.23), it also helps reduce solder joint fatigue by providing a more rigid coupling of the die to the board. The elastic modulus of materials UF1 and UF2 are nearly equal for all temperatures. However, material UF2 has significantly higher coefficient of thermal expansion and T_g (see Table 5.2), and thus had a higher state of die in-plane compression than material UF1.

The data for the normal stress difference shown in Figure 5.24 indicate that all three underfill materials had similar stress magnitudes for this combined stress component. This was unexpected since the individual normal stresses are significantly different for the three materials. Therefore, while the in-plane normal stress difference is temperature compensated and can be measured accurately, it does not appear to be suitable for characterizing the variation in die stresses realized with different underfills.

The shear stress data in Figures 5.25-5.27 show that underfill UF2 had lower shear stress values at most rosette sites. This was especially true for the in-plane shear stress σ'_{12} at the high stress regions at the four corners of the chip. For example, the in-plane shear stress magnitudes for underfill UF2 were 40-60% smaller than the corresponding values for UF1 at each of the four corners. At the maximum in-plane shear stress location (site S9, lower left corner), the in-plane shear stress for underfill UF2 was 50% smaller than the value for underfill UF1, and 40% smaller than the value for underfill UF3. The current efforts in characterizing underfill delaminations have indicated that the in-plane shear stress value is an excellent prognostic indicator of delamination initiation points and delamination propagation [195-196].

From the data in Figures 5.26-5.27, it can also be observed that the individual out-of-plane shear stress magnitudes are universally small (all less than 4 MPa). To fully

understand the locations of the most severe interfacial shear stress at the underfill to die passivation interface, it is necessary to calculate the total out-of-plane shear stress at each site using:

$$\tau_{\text{Interfacial}} = \sqrt{(\sigma'_{13})^2 + (\sigma'_{23})^2} \quad (5.3)$$

The data in Figures 5.26-5.27 have been combined with this formula to yield the plot in Figure 5.29. From this result, the maximum total interfacial shear stresses were measured at sites S6 and S9 at the bottom edge of the die. It can also be seen that the interfacial shear stress values for underfill UF2 at these sites that were 5-15% smaller than the analogous values for materials UF1 and UF3. Based on other experiments, the underfill to die passivation shear strength (fracture) is in the range of 7-15 MPa for typical underfills have performed.

Another interesting observation from the shear stress data in Figure 5.25 is that the in-plane shear stress distribution did not illustrate the symmetry that might be expected. For a perfectly symmetrical assembly (underfill dispensed at all locations under the die simultaneously), the magnitudes (absolute value) of the shear stresses in the four corners should be equal. However, the results for all three underfills indicate that the average stress magnitudes in the lower left corner were 50-100% higher than the values at the other 3 corners. This corner is where the underfilled was dispensed. As can be observed in Figure 5.10 (where the dispense corner is in the upper right position), a larger fillet and slight buildup of encapsulant is produced at the dispense corner. The presence of this non-uniform fillet is further emphasized in the cross-sectional photo shown in Figure 5.30. The dispense corner and its adjacent sides were also found to be the location of the initiation of underfill to die passivation delaminations, and eventually




Figure 5.29 - Average Interfacial Stresses after Underfill Cure




Figure 5.30 - Cross-Section Along Outside Row of Solder Balls Showing Non-Uniform Underfill Fillet (Dispense Corner is on the Left Side)

first solder ball failures [195-196]. These results illustrate the strong effects that assembly and packaging processes can have on the die stress distributions.

Figures 5.31-5.32 shows graphically the die stresses comparison for three different underfills. In these graphs, the highest die stresses at the critical location of the die have compared for underfills UF1, UF2, and UF3. It is very important to know the effects of underfill materials on die stresses as well as flip chip package reliability. Thus, the stress test chip technique is a very effective tool and efficient way to characterize and select appropriate underfill materials for flip chip technology.

5.6 Finite Element Correlations

The measured room temperature die stress data have been evaluated through correlation with the predictions of nonlinear three-dimensional finite element simulations of the underfill curing process. In the finite element models, the materials were modeled as linear elastic. Temperature dependent mechanical properties and large deformations (kinematic nonlinearities) were utilized. The time dependent (viscoplastic) behaviors of the underfill encapsulant and solder were neglected to simplify the analysis. The die was assumed to be stress free at the glass transition temperature of the underfill encapsulant (see Figure 5.15), and cooling from the glass transition temperature to room temperature was simulated. It should be emphasized that the experimental measurements were the main emphasis of this work. The finite element model predictions were used to show the proper signs and approximate trends of the various stress component distributions, so that the experimental data could be better understood. In addition, correlation of the finite





Figure 5.31 – Comparison of Normal Stresses at the Die Center for the Three Underfills





Figure 5.32 – Comparison of Shear Stresses at the Die Dispense Corner for the Three Underfills

element predictions with the test chip data allowed identification of the limitations of using an expedient but approximate engineering numerical simulation procedure that neglects encapsulant relaxation and cure/processing details.

As shown in Figure 5.33, a full model of the specimen was meshed to allow for the non-uniform underfill fillet to be accommodated (fillet for UF1 is shown). Figure 5.34 depicts the flip chip sample dimensions used in the FEM simulations. Figures 5.35-5.36 show the material properties information for underfill UF1. Stress-strain curves for underfill encapsulant UF1 are shown in Figure 5.35 for the temperature range of -75 to +125 °C. A list of flip chip packaging material properties is shown in Figure 5.36.

Typical graphical correlations between the experimental test chip measurements and the finite element predictions for the die surface distributions are shown in Figures 5.37-5.40 for the in-plane shear stress σ'_{12} , the in-plane normal stress difference ($\sigma'_{11} - \sigma'_{22}$), and out-of-plane shear stresses σ'_{13} and σ'_{23} , respectively. The illustrated results are again for underfill UF1. In these plots, the shaded contours are the room temperature stress distributions predicted by the finite element model. Each of the small squares in these diagrams locates a sensor rosette site. The color of a given square represents the average room temperature experimental value of the stress at the rosette site, when considering the results for all 25 specimens (the square is colored to the same scale/legend of the finite element contours).

It can be seen that the finite element predictions are in reasonable agreement with the experimental results. The measured stresses show the same trends and numerical signs as the distributions predicted by finite element analysis. However, the finite element model over predicts the observed normal stress data due to the fact that the




Figure 5.33 - Finite Element Mesh (UF1)




Figure 5.34 - Dimensions of the Flip Chip on Laminate Assemblies




Figure 5.35 - Underfill UF1 Stress-Strain Curves (-175 to +150 °C) [144]

Material Name	E (MPa)	ν	α (1/ °C)
PCB	1.79×10^4	0.28	20×10^{-6}
Underfill	0.475×10^4	0.3	35×10^{-6}
Silicon	17.0×10^4	0.278	2.6×10^{-6}

Figure 5.36 - Packaging Material Properties for FEM Simulations




Figure 5.37 - Correlation of Test Chip Measurements with Finite Element Simulations (UF1)




Figure 5.38 - Correlation of Test Chip Measurements with Finite Element Simulations (UF1)




Figure 5.39 - Correlation of Test Chip Measurements with Finite Element Simulations (UF1)




Figure 5.40 - Correlation of Test Chip Measurements with Finite Element Simulations (UF1)

viscoplastic relaxation of the composite layer of underfill encapsulant and solder was neglected. The maximum measured value of the normal stress difference was 44.3 MPa (rosette site at center of top edge of die), while the finite element prediction for the same point was 54.4 MPa.

Although it is not immediately clear from the contours in Figure 5.38, the finite element model also predicted a concentration of the in-plane shear stress in the lower right corner of the die. This fact can be seen in Figure 5.41, where the stress is plotted along the diagonal lines connecting the four corners to the center point of the die. The finite element results show essentially the same response in three of the quadrants, and a clear increase in the stress distribution in the quadrant containing the underfill dispense corner and longer underfill fillet. In addition, it is seen that a very high stress gradient is predicted to occur between the corner rosette locations and the actual corner/edge of the silicon die. The numerical correlations between the experimental shear stress values and the finite element predictions at the corner rosette sites are given in Figure 5.42. Although the finite element simulations also predicts a stress concentration is the dispense corner, the effect is not as predominant as shown by the experimental piezoresistive sensor measurements. This is likely due to several of the approximations present in the model such as the use of linear elastic material properties, neglecting any underfill flow effects through the assumed simultaneous and instantaneous underfill dispense at all locations under the chip, etc. It is clear that far more sophistication must be included in the finite element simulations to fully account for the asymmetry in the actual die stress distributions.




Figure 5.41 - Numerical Prediction of the In-Plane Shear Stress Distributions Along the Four Chip Diagonals

Site #	σ'_{12} (MPa)			
	S1	S3	S6	S9
Experimental	7.3	7.9	9.6	15.1
Finite Element	13.5	13.5	13.5	16.8

Figure 5.42 - Correlation of the In-Plane Shear Stresses

5.7 Die Stress Variation with Temperature (-40 to +150 °C)

To further illustrate the nature of the stresses induced by underfill encapsulation, several flip chip assemblies with three different underfills were subjected to slow temperature change from -40 to +150 °C. Resistance values were monitored continuously, and the stresses were extracted as a function of temperature. When using eqs. (5.1, 5.2), it was assumed that the piezoresistive coefficients were approximately independent of temperature. Typical in-plane normal stress difference and in-plane shear stress data for underfill UF1 are shown in Figures 5.43 and 5.44, respectively. In all cases, raising the temperature from room temperature decreases the magnitude of the stress component. As the temperature approached or exceeded 165 °C (the cure temperature of the underfill UF1) and the assembly flattens back out, the stresses approach zero. Although the normal stress difference illustrated a quite linear response with the temperature of assembly, the in-plane shear stress values began to deviate from linearity as soon as the glass transition temperature $T_g = 130$ °C of underfill UF1 was exceeded. This type of behavior was illustrated at all of the corner rosette sites. It is also suspected that the individual normal stresses exhibit the same type of nonlinear behavior above the T_g , and that the nonlinear effect is cancelled out in through subtraction when the normal stress difference data that is plotted in Figure 5.43.

As the temperature is lowered; the stress levels continue to decrease. This is because the material expansion mismatch becomes worse due to the larger temperature change from the “relaxed” configuration of the package materials at approximately 165°C. As can be seen in Figure 5.43, the die stresses can be come quite high for




Figure 5.43 - Die Normal Stress vs. Temperature (Underfill UF1)




Figure 5.44 - Die Shear Stress vs. Temperature (Underfill UF1)

temperatures significantly below room temperature. Similar tests have also been performed for other two underfills materials (UF2 and UF3). Typical in-plane normal stress difference and in-plane shear stress data for underfill UF2 and UF3 are shown in Figures 5.45-5.48. The die stress variation with temperature for underfill UF2 (Figures 5.45 and 5.46) and for underfill UF3 (Figures 5.47 and 5.48) were observed and compared with underfill UF1. In all cases, analogous die stress variations with temperature were observed.

5.8 Summary

In this work, test chips with piezoresistive sensors have been used to measure the mechanical stresses on the silicon die device surface in flip chip on laminate assemblies. The utilized (111) silicon test chips contain an array of sensor rosettes capable measuring all of the stress components including the interfacial shear stresses. The stress chips were bumped with 200 μm (8 mil) pitch perimeter solder balls. The flip chip test die were then packaged, and die surface stresses were measured throughout the assembly process and during post-assembly environmental testing.

The observed transient stress variation during underfill cure was recorded and discussed. As noted in earlier research by the authors [142-144, 167], the majority of the final assembly stresses are developed during cooldown after the underfill snap cure oven exposure. These stresses were typically 5-10 times larger than the maximum values observed during the actual cure cycle. In addition, no stress overshoot phenomenon was observed for the device side die stresses; unlike the previous findings with the backside die stresses [142]. This supports the earlier hypothesis that die cracking and tensile stress




Figure 5.45 - Die Normal Stress vs. Temperature (Underfill UF2)




Figure 5.46 - Die Shear Stress vs. Temperature (Underfill UF2)




Figure 5.47 - Die Normal Stress vs. Temperature (Underfill UF3)




Figure 5.48 - Die Shear Stress vs. Temperature (Underfill UF3)

overshoot on the backside of the assembled flip chip die are due to differential cooling during cooldown after underfill cure.

Room temperature die stresses after assembly have been evaluated and compared for three different underfills. Minimizing these device side die stresses is especially important when multiple copper/low-k interconnect redistribution layers are present. It was found that underfill UF1 exhibited the lowest in-plane compressive stress magnitudes. For the three encapsulants under study, the in-plane compressive stresses seemed to be strongly related to both the elastic modulus and coefficient of thermal expansion of the underfills. Underfill UF2 exhibited the lowest in-plane and interfacial shear stress magnitudes. Further finite element investigations using temperature dependent elastic and viscoplastic properties of the underfill materials will be necessary before the “stress rankings” of the three underfill materials can be better understood.

The in-plane shear stress distribution was found to lack the expected symmetry present for an ideal assembly where the underfill is dispensed at all locations under the die simultaneously. The data for all three underfills indicated a concentration in the shear stress at the underfill dispense corner. The stress magnitudes in this corner were 50-100% higher than the values at the other 3 corners, and delaminations were also observed to initiate at the high stress corner during thermal cycling. These results were explained by the presence of a larger fillet and slight buildup of underfill encapsulant at the dispense corner. The current efforts in characterizing underfill delaminations have indicated that the in-plane shear stress value is an excellent prognostic indicator of delamination initiation points and delamination propagation [195-196]. Further analysis

of the existing data is discussed in a later chapter in order to formulate a better understanding of underfill delamination behavior in flip chip assemblies.

Die stress variations have been monitored in the assembled flip chip die as the test boards were subjected to slow temperature changes from -40 to +150 °C. The die stresses were maximized at extremely low temperatures, and approached zero as the assemblies neared the cure temperature of the underfill encapsulant. A fairly linear response was observed until the assembly reached the T_g of the underfill encapsulant.

CHAPTER 6

MEASUREMENT OF ELECTRONIC PACKAGING MATERIAL BEHAVIOR AND FLIP CHIP DIE STRESSES AT EXTREME LOW TEMPERATURES

6.1 Introduction

High stresses in semiconductor die and other packaging elements can be developed in electronic assemblies subjected to extremely low ambient temperatures leading to reliability concerns. Future NASA planetary missions to the Moon, Mars, Venus, and Jupiter include ambient environments ranging from -180 to 380 °C (see Figures 6.1 and 6.2). Electronic packaging reliability is largely unexplored at such extreme low temperatures, and even the most extreme harsh environment consumer and military applications are typically concerned with performance down to only -55 °C. In addition, temperature dependent material properties of electronic packaging materials are normally not available at extreme low temperatures. This prevents the accurate application of finite element modeling for prediction of the low temperature reliability of electronic packages and assemblies.

High stresses in semiconductor die and other packaging elements can be developed in electronic assemblies subjected to extremely low ambient temperatures leading to reliability concerns. The primary mechanism for stress buildup is the mismatch in the coefficients of expansion of the various packaging materials. Electronic

Consumer	0 to 100 °C
Military/NASA	-55 to 125 °C
Automotive and Other Ground Vehicles	-40 to 125 °C
Well Logging (Oil and Gas)	75 to 225 °C
Geothermal Wells	200 to 350 °C
<u>Gas Turbine Engines</u>	<u>-55 to 1200 °C</u>
Surface of Mars	-120 to 20 °C
Atmosphere of Mars	-135 to 20 °C
Giant Planets	-140 to 380 °C
Surface of Venus	Up to 460 °C
Surface of Europa	Down to -160 °C
Surface of Titan	Down to -180 °C
Pluto	Down to -220 °C
Jupiter Multi-Probes	-180 to 380 °C

Figure 6.1 - Typical Harsh Environment Electronics Temperature Ranges




Figure 6.2 - Temperature Extremes for Planetary Missions

assemblies are approximately “stress free” near their assembly temperature, which is typically above 150 °C when encapsulants and solders are involved. As the assemblies are cooled below room temperature, the temperature difference between ambient and “stress free” conditions becomes extremely high, and the thermal expansion mismatch induced stresses, strains, and deformations in the assembly can become very large. This phenomenon is exacerbated by the changes in material behavior that occur at low temperatures. In particular, encapsulants and solder become much more stiff/brittle, losing their typical nonlinear/inelastic stress-strain characteristics and high strains to failure.

Die stress measurements in flip chip assemblies have been performed using test chips [139, 141-144, 163]. Variations of the (100) silicon Sandia ATC04 test die have been utilized to examine device side die stresses and compare stress levels with different underfills [139, 141, 163]. In previous flip chip studies, the mechanical stresses present on the backside (top side) [142] and the device side (bottom side) [143-144] of the die at each stage of flip chip assembly process have investigated. In these investigations, (111) silicon test chips were utilized that were able to measure all of the die stress components including the interfacial shear stresses. Die stress variations were observed during underfill curing, and the room temperature die stresses in the final cured assemblies have been compared for several different underfill encapsulants. Finally, stress variations were monitored in the assembled flip chip die as the test boards were subjected to slow temperature changes from -40 to +150 °C. No previous investigations have examined die stresses or package reliability in flip chip assemblies exposed to temperatures below -55 °C.

In this work, the silicon die stresses occurring in flip chip assemblies at low temperatures to be found on future NASA space missions have experimentally characterized and numerically modeled. Stress measurements have been made at temperatures down to $-180\text{ }^{\circ}\text{C}$ using test chips incorporating piezoresistive sensor rosettes. The (111) silicon test chips utilized in this study are capable of measuring the complete state of stress at the die surface. The test chips were $5\text{ x }5\text{ mm}$ in size, with 200-micron pitch perimeter solder bumps. Each test chip contained an array of optimized eight-element resistor rosettes for stress characterization, diodes for temperature measurement, and a sub-surface heater across the full die area.

The fabricated test chips have been utilized to measure the die stresses induced in the assembly over the temperature range of -180 to $+150\text{ }^{\circ}\text{C}$. Using this approach, various underfills, liquid encapsulants, and solders (Sn-Pb and lead free) can be compared and ranked. The obtained stress measurement data have been correlated with the predictions of nonlinear finite element models. A microtester has been used to characterize the stress-strain behavior of the solders and encapsulants from -180 to $150\text{ }^{\circ}\text{C}$ to aid in this modeling effort.

6.2 Packaging Technologies and Test Chips

A schematic of a typical flip chip on laminate assembly is shown in Figure 6.3. This configuration features a large coefficient of thermal expansion (CTE) mismatch between the silicon die and the substrate, leading to several reliability concerns including solder joint fatigue cracking during thermal cycling or die fracture at low temperatures.




Figure 6.3 - Chip on Board Assembly (Flip Chip)

The basic concept of the stress test chip approach is shown in Figure 1.1. The resistive sensors are conveniently fabricated into the surface of the die using current microelectronic technology. The sensors are not mounted on the chips. Rather, they are an integral part of the structure (chip) to be analyzed by the way of the fabrication process. In conductors such as silicon that exhibit the piezoresistive effect, the electrical resistivity changes when the material is subjected to stress or pressure, which leads to measurable resistance changes in the rosette elements. Using measured resistance changes and appropriate piezoresistive theory, piezoresistive sensors are capable of providing non-intrusive measurements of surface stress states in packaged chips. If the sensors are calibrated over a wide temperature range, thermally induced stresses can be measured. Finally, a full-field mapping of the stress distribution over the surface of a die can be obtained using specially designed test chips that incorporate an array of sensors rosettes.

The (111) silicon test chips utilized in this study contain piezoresistive sensor rosettes that are capable of measuring the complete state of stress at the die surface [35, 90, 92, 143-144]. The test chips were 5 x 5 mm in size, with 200-micron pitch perimeter solder bumps. Figure 6.4 shows a schematic of the flip chip test chip (FC200) used in this work. The FC200 wafers have a thickness of 625 μm (25 mils). In this study, wafers thinning process have not performed, so that the nominal dimensions of each test chip were 5.0 x 5.0 x 0.625 mm (200 x 200 x 25 mils). Each test chip design contains an array of optimized eight-element resistor rosettes for stress characterization (see Figure 6.5), diodes for temperature measurement, and a sub-surface heater across the full die area.




Figure 6.4 - Test Chip with Piezoresistive Sensors




Figure 6.5 - Eight Element Piezoresistive Sensor Rosette

The eight rosette elements are routed to the die bond pads in a manner that allows them to be configured as four two-element half-bridges in order to simplify the resistor change measurements. A fully ion-implanted bipolar process has been used to balance the n- and p-type sheet resistances and resistor values, while maintaining high sensitivity to stress. Wafer bumping was performed using the Flip Chip Technologies (Kulicke and Soffa) process with an aluminum, nickel vanadium, and copper under bump metallurgy and 63Sn-37Pb solder alloy. The die pads have dimensions of 125 x 125 μm (5 x 5 mils), with a 75 μm (3 mil) spacing between pads. As shown in Figures 6.4 and 6.5, the corner bumps were not included in the perimeter arrays solder ball arrays. This intentional omission eases PCB routing challenges and removes the least reliable solder joints from the design.

When assembled in an underfilled flip chip configuration, the test chips have the piezoresistive sensors electrically accessible through the solder balls. Using the theoretical expressions in eqs. (5.1, 5.2), the stresses can be calculated from the measured resistance changes. The piezoresistive coefficients B_1 , B_2 and B_3 present in the rosette equations were obtained for the test chips in the work using four-point bending and hydrostatic calibration methods. The average experimentally measured values are tabulated in Table 4.3. Further details on the calibration tests can be found in reference [92].

Test boards were designed and fabricated for preparation of the FC200 flip chip on laminate assemblies. Each test board was designed to accommodate a single centrally bonded FC200 stress test chip and its 88 solder bumps along the perimeter of the die.

The test board dimensions were 114 x 83 x 0.75 mm, and they were fabricated using FR4-06 prepreg, and copper traces with an Electroless Nickel Immersion Gold (ENIG) finish. Photos of an assembled test board and an underfilled FC200 stress die are shown in Figure 6.6. The soldermask opening under the chip on the test board was designed with the so-called “finger” approach, so that the ends of the PCB traces were used as bonding points for the flip chip solder balls.

The test boards were assembled at the SMT Line at Auburn University. Prior to placement, the test chip solder balls were dipped into a tacky, no-clean solder flux. The die were then aligned and placed on the test substrates using a Siemens SIPLACE F⁵ high speed pick and place machine. Reflow was performed under a Nitrogen atmosphere in a Heller 1700 reflow oven. After solder reflow, initial sensor resistance data were measured to establish the “zero stress state” sensor resistance values. In reality, there are small stresses present in the chip due to the reflow process. In previous flip chip studies, the sensor resistances before and after reflow (die were manually probed before reflow) have measured, and then evaluated the stresses due to just the reflow process. The magnitudes of the measured die stresses due to die attachment were found to be universally small (e.g. 0-2 MPa). In this investigation, the die stresses due to solder reflow have been neglected to avoid the tedious process of probing the bumped stress chips before assembly. With this approach, the initial resistance values after reflow were assumed to be zero stress values, and all stress measurements are truly indicating the change in the die stress between the current states (where the final resistance values are measured) and the initial state (after reflow). Given the small magnitudes of the die stresses due to the reflow process, this approximation seems quite reasonable.




Figure 6.6 - Flip Chip Assembly Incorporating Stress Test Chip

The test board design allowed for 3 options for electrical connection to the FC200 stress sensors including edge connector, through holes for soldering individual wires, or through holes for soldering a ribbon cable connector. For both flexibility and ease of implementation in a variety of thermal environments, edge connectors were used for all connections to the test assemblies. All resistance measurements were completed using a PC-based data acquisition system incorporating a GPIB scanning system and digital multimeters.

Three different capillary flow underfill encapsulant materials from different vendors were used in the FC200 stress chip experiments. Each material was a snap/quick cure underfill requiring 5-30 minutes of high temperature curing. The glass transition temperatures, coefficients of thermal expansion, and recommended cure conditions for the three underfills are given in Table 5.2. The underfills were dispensed at near one corner of the die using a CAM/ALOT 3700 dispensing system. The work holder supporting the assemblies was heated to 95 °C prior to underfill dispense, and the fast flow materials completely underfilled the die with one dot dispensed at the one corner. After dispense, the underfills were cured under the specified conditions in a box oven. Thermocouples were used to verify that proper durations of oven exposure were utilized and that the recommended cure temperature conditions were actually achieved within the underfill material.

A total of 5 specimens were prepared for low temperature testing with each underfill encapsulant. For each specimen and FC200 chip, the 11 rosette sites (88 resistors) were monitored as a function of temperature at each stress evaluation point. Figure 6.7 shows the rosette site designations for the resistance/stress measurements.




Figure 6.7 - Rosette Sites for Stress Measurement

6.3 Test Results (-180 to +150 °C)

After assembly, the resistances of the sensors were measured at room temperature (+20 °C) to evaluate the initial stress state. The test samples were then subjected to slow temperature variations and the resistances of the stress sensors on the chip were further monitored. In the applied temperature profile, the assemblies were initially at room temperature, were next heated to +150 °C, and then subsequently cooled to -180 °C. Using the monitored sensor resistances, measurements of the various stress components at sites on the die surface were made over the entire temperature range of +20 to +150 to -180 °C. For example, Figure 6.8 illustrates the variation of the in-plane shear stress in the one of the die corners in a typical flip chip assembly (UF1) during the environmental exposure. It can be seen that the magnitudes of the stress approaches zero as the assembly approaches its “stress free” state near 165 °C where the underfill encapsulant UF1 was cured. As the temperature is lowered, the stress magnitudes increase, becoming very high at extreme low temperatures. In making the stress measurements shown in Figure 6.8, it has been assumed that the piezoresistive coefficients are independent of temperature. Similarly the variation of the in-plane normal stress difference $\sigma'_{11} - \sigma'_{22}$ at one of the rosette sites in one of the UF3 boards is shown in Figure 6.9.

The resistance of the doped silicon sensors exhibits a stress-free temperature dependence referred to as the temperature coefficient of resistance (TCR) effect. The piezoresistive sensors rosettes used here eliminate the need to consider these changes by using temperature compensated measurements where the TCR effect is cancelled in the stress extraction equations. However, one also needs to be careful of potential changes in




Figure 6.8 - Measured Die Stress Variation with Temperature




Figure 6.9 - Measured Die Stress Variation with Temperature

the governing semiconductor physics that can occur at extreme low temperatures due to “freeze out” phenomenon. Figure 6.10 and 6.11 illustrate plots of the stress-free (unpackaged) thermal behavior of the test chip sensors over the temperature range of -180 to +150 °C for n and p-type sensors, respectively. It can be seen that the heavily doped n-type resistors exhibit the expected monotonic TCR effect, while the more lightly doped p-type resistors illustrate some freeze out effects at temperatures below -50 °C.

The unusually high stress magnitudes and drastic slope changes observed in Figures 6.8-6.9 for temperatures below -50 °C are believed to be incorrect due to the freeze out effect illustrated by the p-type resistor sensors for extreme low temperatures. Since the n-type sensors do not seem to illustrate the freeze out phenomenon, we have repeated the stress measurement calculations a second time with only the n-type sensor data being used in the stress extractions. To complete such calculations, it was necessary to neglect the out of plane shear stresses $\sigma'_{13} \approx \sigma'_{23} \approx 0$. These approximations are reasonable given the magnitudes for these stress components observed in previous flip chip studies with these assemblies [144]. Using these approximations in the piezoresistive theory in eqs. (3.15 and 4.1) results in a modified set of stress extractions expressions that involve only the n-type sensor resistance changes [35, 90, 92]:

$$\begin{aligned}\sigma'_{11} - \sigma'_{22} &= \frac{1}{(B_1^n - B_2^n)} \left(\frac{\Delta R_1}{R_1} - \frac{\Delta R_3}{R_3} \right) \\ \sigma'_{12} &= \frac{1}{2(B_1^n - B_2^n)} \left(\frac{\Delta R_2}{R_2} - \frac{\Delta R_4}{R_4} \right)\end{aligned}\tag{6.1}$$




Figure 6.10 - Resistance vs. Temperature for the Resistor Sensors (Stress Free Conditions)




Figure 6.11 - Resistance vs. Temperature for the Resistor Sensors (Stress Free Conditions)

With this approach, revised stress vs. temperature plots were obtained. For example, Figure 6.12 illustrates a modified version of the in-plane normal stress difference variation shown earlier in Figure 6.9. The “corrected” results in this plot better reflect the expected linear/elastic behavior of the assembly at low temperatures. We are currently developing further approaches for characterizing and calibrating the piezoresistive behavior of the sensors at extreme low temperatures where freeze out may occur. Using the stress sensor approach, various underfills and solders (Sn-Pb and lead free) for use in low temperature flip chip applications can be compared and ranked.

6.4 Finite Element Simulations and Low Temperature Material Characterization

The obtained stress measurement data have also been correlated with the predictions of nonlinear finite element models performed using ANSYS. The stress-strain behavior of various electronic packaging materials have been characterized from -180 to 150 °C to aid in this modeling effort. A microscale tension-torsion test system or “microtester” with associated environmental chamber (see Figure 6.13) has been developed for temperature controlled mechanical loading of small test specimens of microelectronic packaging materials including solders (standard and lead free), encapsulants (underfills, chip on board, etc.), adhesives (die attachment, thermal interfaces), and substrates (organic, ceramic, advanced). The environmental chamber is capable of heating to 300 °C, and can cool down to -185 °C using recirculated cold nitrogen gas from a liquid nitrogen source.







Figure 6.12 - Corrected Measurements of the Die Stress Variation with Temperature



(a)



(b)



(c)

Figure 6.13 - Microtester and Associated Environmental Chamber
166

New specimen preparation procedures are necessary to fabricate polymer and metallic uniaxial test samples that are cured/cooled with the same temperature profiles as used in actual electronics assembly and packaging processes. Two novel preparation techniques have developed to fabricate test specimens that yield samples that truly mimic the materials present in thin encapsulant layers and real solder joints (match both composition and microstructure). In the first method, thin encapsulant samples are cast in a Teflon-coated “mold assembly” using production dispense and curing equipment [156]. In second technique, solder uniaxial test specimens are formed in rectangular cross-section glass tubes using vacuum suction and reflow processes [197]. Figure 6.14 shows example test specimens.

With the developed system, stress-strain and creep tests have been performed on microelectronic encapsulants and both tin-lead and tin-silver-copper (lead free) solder alloys over the range of -175 to +200 °C. For example, stress-strain curves of a typical underfill encapsulant (UF3) are shown in Figure 6.15 for the temperature range of -175 to +150 °C, and stress-strain curves for 63Sn-37Pb solder are shown in Figure 6.16 for the temperature range of -175 to +25 °C. The measured elastic moduli of the same underfill encapsulant and solder are plotted over the temperature range -175 to +150 °C in Figures 6.17 and 6.18, respectively. In the case of the underfill encapsulant, the material is highly viscoplastic at room temperature and above. At lower temperatures, the silica-filled epoxy encapsulating material becomes nearly linear elastic and the stiffness becomes very high. In the case of the solder, the material shows elastic-plastic tendencies at all temperatures, and the yield stress becomes very high at low temperatures as expected.



(a) Underfill Encapsulant



(b) Solder

Figure 6.14 - Test Specimens: Underfill Encapsulant and Solder




Figure 6.15 - Underfill Stress-Strain Curves (-175 to +150 °C)




Figure 6.16 - Solder Stress-Strain Curves (-175 to +25 °C)




Figure 6.17 - Elastic Modulus vs. Temperature for Underfill (-175 to +150 °C)




Figure 6.18 - Elastic Modulus vs. Temperature for Solder (-175 to +150 °C)

In the finite element models, temperature dependent mechanical properties and large deformations (kinematic nonlinearities) were utilized. The nonlinear and elastic-plastic behaviors of the underfill encapsulant (UF3) and solder (63Sn-37Pb) were modeled using the data presented in Figures 6.15-6.16. However, the time dependent (viscoplastic) behaviors of these materials were neglected to simplify the analysis. The remainder of the assembly materials (copper, silicon, FR-4) were modeled as linear elastic. The entire assembly was assumed to be stress free at the cure temperature (165 °C) of the underfill encapsulant, and cooling from the cure temperature to room temperature was simulated. It should be emphasized that the experimental measurements were the main emphasis of this work. The finite element model predictions were used to show the proper signs and approximate trends of the various stress component distributions, so that the experimental data could be better understood.

The mesh (quarter symmetry) utilized in the finite element simulations is shown in Figure 6.19. The finite element predictions for the temperature dependent (+150 to -180 °C) die surface stress distributions are shown in Figures 6.20 for the in-plane normal stress difference ($\sigma'_{11} - \sigma'_{22}$). As expected, the stress magnitudes are nearly zero at 150 °C, and increase as the temperature is lowered. A typical correlation between the experimental test chip measurements and the finite element predictions for the in-plane normal stress difference ($\sigma'_{11} - \sigma'_{22}$) at one of the sensor sites is shown in Figure 6.21. Good agreement was obtained with the experimental results obtained when only the n-type sensors are utilized (i.e. the corrected data in Figure 6.12).




Figure 6.19 - Finite Element Mesh for the Flip Chip Test Assembly




Figure 6.20 - Finite Element Predictions for the Normal Stress Difference Contours at Various Temperatures




Figure 6.21 - Correlation between Finite Element Predictions and Experimental Data

6.5 Summary

In this work, the silicon die stresses occurring in flip chip on laminate assemblies at extreme low temperatures to be found on future NASA space missions have been experimentally characterized and numerically modeled. Stress measurements have been made from -180 to +150 °C using test chips incorporating piezoresistive sensor rosettes. The p-type resistors in the utilized test chips were found to exhibit freeze out effects at temperatures below -50 °C, so that accurate stress measurements could only be made using the measured resistance changes exhibited by the n-type sensors. The obtained stress measurement data were then correlated with the predictions of nonlinear finite element models, and good agreement was found. The finite element models incorporated temperature dependent material property data. A microtester was used to characterize the stress-strain behavior of the solders and encapsulants from -180 to 150 °C.

CHAPTER 7
FUNDAMENTALS OF DELAMINATION INITIATION AND GROWTH IN FLIP
CHIP ASSEMBLIES

7.1 Introduction

As discussed earlier chapters, underfill encapsulation is used with flip chip die assembled to laminate substrates to distribute and minimize the solder joint strains, thus improving thermal cycling fatigue life. Any delaminations that occur at the underfill/die interface will propagate to the neighboring solder bumps and lead to solder joint fatigue and failure. The onset and propagation of delaminations in flip chip assemblies exposed to thermal cycling are governed by the cyclic stresses and damage occurring at the underfill to die interface. For this reason, underfills are optimized by increasing their adhesion strength, interfacial fracture toughness, and resistance to thermal aging.

A typical flip chip on laminate assembly is shown in Figure 5.1. Due to the large coefficient of thermal expansion (CTE) mismatch between the silicon chip and the organic laminated substrate (see in Figure 6.3), underfill encapsulation is typically used to more evenly distribute and minimize the solder joint strains, thus improving thermal cycling fatigue life. With the die coupled to the substrate through the underfill epoxy, bending of the assembly occurs and the dependence of the solder bump shear strains on the distance from the chip center (neutral point) is reduced. Delamination at the

underfill/die interface becomes the primary failure mode. If interfacial cracks develop and propagate to the neighboring solder bumps, the previously described stress relief on the solder joints will be lost and the onset of solder joint fatigue cracking will be hastened. The onset and propagation of delaminations in flip chip assemblies exposed to thermal cycling are governed by the stress state at the underfill to die interface. The critical stresses have maximum values at the corners of the die. As a flip chip assembly is thermally cycled, the interfacial stresses also cycle in value and the interface is subjected to fatigue and damage. For this reason, underfills are optimized to resist delamination by increasing their adhesion strength, interfacial fracture toughness, and resistance to thermal aging.

Flip chip packages consist of multiple layers and thin film coatings. The underfill/die interface is a weak link due to imperfect adhesion and stress concentration. The initiation and growth of underfill/die interface cracks determines the reliability and performance of the flip chip packages. Therefore, study of interface delamination is crucial to the reliability prediction. Several researchers have studied delamination and interfacial stresses in flip chip assemblies [171-178]. In the majority of these efforts, the authors have investigated interface delamination and cracking of the underfill in flip chip packages under temperature cyclic loading using fracture mechanics and/or finite element analysis [171-176]. Jackshick, et al. [177] have used optical microscopy to observe delamination propagation rates with glass die, while Hirohata and co-workers [178] have introduced a new mechanical fatigue test method for predicting the delamination resistance of underfill interfaces.

The primary experimental tool for study of delaminations in electronic packaging is C-Mode Scanning Acoustic Microscopy (CSAM). This technique is especially adept at revealing delaminations between silicon die and a surrounding encapsulant. For analysis, the flip chip samples are immersed in water and a sonic high frequency transducer emitting sound wave pulses is scanned over the die surface by a highly accurate translation stage. Sound energy is reflected by internal surfaces in the sample and detected by the same sonic transducer. The depth at which the reflection occurs may be estimated from the time at which the reflected sound pulse is received. Total reflection of the sound pulse occurs at the interface between solid materials and air or vacuum, for example at a void or delamination. An image is built up from the scan by gating the reflection signal from the transducer to cover the layer or layers of interest in the packages. The magnitude of the largest reflection between the gates is mapped to a grayscale value to form a pixel of the image. Because total reflection of the sound pulse occurs at the interface between solid materials and air or vacuum, voids and delamination usually cause the largest reflected signal and hence appear white within the image. When using the method on flip chip assemblies, focused acoustic waves are impinged on the die to underfill interface, and the phase and magnitude of the reflected beams are observed. The presence of phase reversals in the reflected waves signifies acoustic impedance drops resulting from the existence of an air gaps (delaminations) at the interface. By systematically scanning the entire die to underfill interface, a mapping of the delamination locations can be obtained. Although adept at identifying delaminations locations, the CSAM technique is unable to interrogate the stress state at the die to underfill interface. For this reason, it has been impossible in the past to experimentally

establish the loading/stress conditions responsible for the onset of delamination or to quantify the level of damage prior to delamination initiation. In addition, little is known of the mechanisms that occur during delamination growth.

Stress sensing test chips are powerful tools for measuring in-situ stresses in electronic packages [34, 35, 90]. In prior work, variations of the (100) silicon Sandia ATC04 test die have been utilized to examine device side die stresses in flip chip on laminate assemblies [139, 141, 163]. The use of test chips fabricated in the (100) plane allow in-plane stresses to be characterized, but precludes the measurement of the interfacial (out-of-plane) shear stresses between the underfill layer and die surface. To further aid in investigation of flip chip delamination and failure phenomena, (111) silicon test chips have developed and applied that can be used to measure all of the die stress components including the interfacial shear stresses [23, 92, 142-144, 167, 169].

In this work, a fundamental understanding of delamination initiation and growth in flip chip assemblies through simultaneous characterization of the stress and delamination states at the die to underfill interface during thermal cycling have been developed. Mechanical stresses on the device side of the flip chip die have been measured using special (111) silicon stress test chips containing piezoresistive sensor rosettes that are capable of measuring the complete three-dimensional silicon surface stress state in the silicon (including the interfacial shear and normal stresses at the die to underfill interface). The fabricated flip chip test die were first assembled to FR-406 laminate substrates and encapsulated using 3 different underfills. The assemblies were then subjected to 3000 thermal cycles from -40 to 125 °C. By continuous monitoring of the sensor resistances during the environmental testing, the die surface stresses were

measured throughout the post-assembly thermal cycling exposure. With this approach, the stress distributions across the chip, and the stress variations at particular locations at the die to underfill interface have been interrogated for the entire life of the flip chip assembly. In order to correlate the stress changes at the sensor sites with delamination onset and propagation, CSAM evaluation of the test assemblies was performed after every 125 thermal cycles.

A total of 75 flip chip assemblies with 3 different underfills have been evaluated. Testing of 75 flip chip assemblies has been completed to date (1 die size x 3 underfills x 25 samples per combination). In each assembly, the complete histories of the three-dimensional die surface stresses and delamination propagation have been recorded versus the duration of -40 to 125 °C thermal cycling. With this approach, the stress histories that lead to delamination initiation for each underfill encapsulant, and the variation of the stresses that occur before and during delamination propagation have been identified. The progressions of stress and delamination have been mapped across the entire surface of the die, and a series of stress/delamination videos have been produced. One of the most important discoveries is that the shear stresses occurring at the corners of flip chip die have been demonstrated to be a suitable proxy for prognostic determination of future delamination initiations and growth.

7.2 Stress Test Chips

Figure 7.1 shows the layout of the FC200 flip chip test die used in this study. The basic chip image has dimensions of 5 x 5 mm (200 x 200 mils), and contains 200 μm (8 mil) pitch perimeter solder bumps. This chip includes 11 eight-element sensor rosettes, a




Figure 7.1 - FC200 Flip Chip Test Die (5 x 5 mm)

diode for temperature measurement, and an eight-bit fuse style chip ID. A close up photograph of one of the FC200 sensor rosettes was shown previously in Figure 5.8. Detailed descriptions and capabilities of the FC200 test chip were also discussed in Chapter 5.

When assembled in an underfilled flip chip configuration, the test chips have the piezoresistive sensors electrically accessible through the solder balls. Using the theoretical expressions in eqs. (5.1, 5.2), the stresses can be calculated from the measured resistance changes. The piezoresistive coefficients B_1 , B_2 and B_3 present in the rosette equations were obtained for the test chips in the work using four-point bending and hydrostatic calibration methods. The average experimentally measured values are tabulated in Table 5.1.

7.3 Test Board Assembly

The FC200 stress test chip wafers have a thickness of 625 μm (25 mils). In this study, wafer thinning process has not performed, so that the nominal dimensions of each test chip were 5.0 x 5.0 x 0.625 mm (200 x 200 x 25 mils). Test boards were designed and fabricated for preparation of the FC200 flip chip on laminate assemblies. Each test board was designed to accommodate a single centrally bonded FC200 stress test chip and its 88 solder bumps along the perimeter of the die. The test board dimensions were 114 x 83 x 0.75 mm, and they were fabricated using FR4-06 prepreg, and copper traces with an electroless Nickel immersion Gold finish. Photos of an assembled test board and an underfilled FC200 stress die are shown in Figure 7.2. The soldermask opening under the chip on the test board was designed with the so-called “finger” approach as shown in





Figure 7.2 - Photos of an Assembled Test Board and Test Chip

Figure 5.11, so that the ends of the PCB traces were used as bonding points for the flip chip solder balls.

The test boards were assembled at the SMT Line at Auburn University (see in Figure 5.12). Prior to placement, the test chip solder balls were dipped into a tacky, no-clean solder flux. The die were then aligned and placed on the test substrates using a Siemens SIPLACE F⁵ high speed pick and place machine. Reflow was performed under a Nitrogen atmosphere in a Heller 1700 reflow oven.

Three different capillary flow underfill encapsulant materials from different vendors were used in the FC200 stress chip experiments (see in Figure 5.13). Each material was a snap/quick cure underfill requiring 5-30 minutes of high temperature curing. The glass transition temperatures, coefficients of thermal expansion, and recommended cure conditions for the three underfills are given in Table 5.2. The underfills were dispensed at near one corner of the die using a CAM/ALOT 3700 dispensing system. The work holder supporting the assemblies was heated to 95 °C prior to underfill dispense, and the fast flow materials completely underfilled the die with one dot dispensed at the one corner. After dispense, the underfills were cured under the specified conditions in a box oven. Thermocouples were used to verify that proper durations of oven exposure were utilized and that the recommended cure temperature conditions were actually achieved within the underfill material.

A total of 25 specimens were prepared for each underfill encapsulant. For each specimen and FC200 chip, the 11 rosette sites (88 resistors) were monitored at each stress evaluation point. Figure 7.3 shows the rosette site designations for the resistance/stress measurements.




Figure 7.3 - Rosette Sites for Stress Measurement

7.4 Flip Chip Stress Measurements

The FC200 test chip assemblies have been utilized to measure the die stresses in flip chip on laminate assemblies throughout the assembly process and during post assembly thermal cycling environmental testing. The transient sensor resistances were first monitored during the cure cycle (see results in Chapter 5). After final assembly was completed, the sensor resistances were also measured at room temperature, as a function of temperature during a slow change from -40 to +150 °C (see results in Chapter 5), and during repeated thermal cycling between -40 to +125 °C. Using the measured resistance change data from each step of the assembly procedure and thermal cycling testing, the die stress variations were easily calculated using eqs. (5.1, 5.2). In previous chapters, the die stresses during underfill cure and at room temperature and as a function of temperature after cure have thoroughly discussed [142-144]. In this investigation, the observation on the changes that occur in the die stresses during post assembly thermal cycling have concentrated, and have correlated these results to underfill/die interface delamination observations made using CSAM.

7.5 Thermal Cycling Experiments

After the initial measurements described in Chapter 5, the variation of the flip chip die surface stresses during thermal cycling reliability testing has been explored. Such reliability qualification testing is often carried out to evaluate the capability of the flip chip on laminate assemblies and underfill encapsulants to survive harsh environments. In this work, the thermal cycling tests were performed with a temperature variation from -40 to 125 °C. Thirty-minute dwells were utilized at the high and low

temperature extremes, with a ramp rate of 5.5 °C/minute in the transition periods. Figure 7.4 illustrates the temperature profile used in the thermal cycling tests.

The assemblies were subjected to a total of 3000 thermal cycles. The thermal cycling tests were performed in a staged fashion with several different rounds of testing. Each stage consisted of either 125 or 250 cycles. After each increment of cycling was completed, room temperature stress measurements were made on all of the test boards. In addition, CSAM images of the die-to-underfill interface were also recorded for each flip chip sample. In this way, both the die stress and delamination histories of the samples were recorded as a function of the number of thermal cycles, and the variation of die stresses have been observed as delaminations have initiated and grown across the die surface. Initially, measurements were made every 250 thermal cycles. As delaminations started to initiate and grow (typically between 1000-2000 cycles for underfill UF1), the duration of cycles between sensor and CSAM measurements was reduced to 125 cycles.

7.5.1 Interface Delamination Initiation and Growth

A typical CSAM image of the die to underfill interface in one of the flip chip assemblies is shown in Figure 7.5. In this work, a Sonix acoustic microscopy system with 110 MHz transducer was utilized. The square image covers the die area, and small dark circles at the solder ball locations can be seen along the perimeter. In the interior of the image, dark gray areas represent the non-delaminated regions, while white areas represent regions of delamination.

As mentioned previously, CSAM images such as shown in Figure 7.5 have been recorded for each of the flip chip assemblies after set increments of thermal cycling (125 or 250 cycles). With such an approach, the initiation and progression of delamination




Figure 7.4 - Temperature Profile for Thermal Cycling




Figure 7.5 - Typical CSAM Image of the Underfill to Die Interface in a Flip Chip Assembly

have been recorded for each flip chip test assembly. Typical CSAM image histories during thermal cycling are shown in Figures 7.6, 7.7, and 7.8, for example flip chip assemblies made with underfills UF1, UF2, and UF3, respectively. From these selected specimens, it can be seen that the delamination histories were highly dependent on the underfill material. For underfill UF1, delaminations normally initiated in the lower left corner where the underfill was dispensed and there was a slight buildup in the underfill fillet. As the delaminations propagated, the delamination area remained weighted towards this corner and the two edges adjacent to it. In the case of underfill UF2, the delamination initiation sites were more random, typically near one of the four corners. As cycling continued, delaminations gradually would initiate along the entire die perimeter, eventually leading to complete delamination at the die edge. For underfill UF3, delaminations typically initiated along one of the two edges that did not intersect the dispense corner. Delamination growth was concentrated along these two edges, and even after 3000 thermal cycles were completed, delamination rarely occurred at the dispense corner itself. The observations made above are further supported by the initial and final images shown in Figures 7.9, 7.10, and 7.11 for multiple samples assembled with underfills UF1, UF2, and UF3, respectively. In this context, “initial” refers to the CSAM image recorded immediately after assembly (i.e. when no delaminations were present), and “final” refers to the CSAM image made after the same assembly had been subjected to 3000 thermal cycles from -40 to 125 °C.

The number of thermal cycles to delamination initiation and the delamination growth rate are crucial elements to the reliability of flip chip packages. Faster initiation and growth of delamination will reduce the solder joint reliability as well as service life




Figure 7.6 - Typical Delamination History for a Single Flip Chip Assembly (Underfill UF1, Board 22)




Figure 7.7 - Typical Delamination History for a Single Flip Chip Assembly (Underfill UF2, Board 10)




Figure 7.8 - Typical Delamination History for a Single Flip Chip Assembly (Underfill UF3, Board 16)




Figure 7.9 - Initial and Final CSAM Images for the Flip Chip Assemblies with Underfill UF1




Figure 7.10 - Initial and Final CSAM Images for the Flip Chip Assemblies with Underfill UF2




Figure 7.11 - Initial and Final CSAM Images for the Flip Chip Assemblies with Underfill UF3

of flip chip assemblies. It should be noted that the delaminations seen in Figure 7.8 occurred at an unusually low level of thermal cycling. For the majority of the other underfill UF3 samples, the delamination initiations occurred after (at higher cycle count) than those for the samples manufactured with underfills UF1 and UF2. In addition, delaminations generally occurred earliest (lowest cycle count) for the samples manufactured with underfill UF1. Thus, the generally observed ranking of the number of cycles to delamination initiation was $N_{\text{Initiation-UF1}} < N_{\text{Initiation-UF2}} < N_{\text{Initiation-UF3}}$. The precise number of cycles to initiation of in any given sample could not be determined because CSAM images were only recorded at set increments of thermal cycling (e.g. every 125 cycles). In addition, the number of cycles required for delamination initiation typically had a fairly large spread (over 1000 cycles) when considering all of the samples for each material. Nearly all of the assemblies showed some delamination by the end of thermal cycling (3000 cycles), with underfill UF3 typically showing the slowest delamination growth rates and smallest final delamination areas.

7.5.2 Stress Variation During Thermal Cycling

Presentation of the “average” stress measurement results from the thermal cycling testing becomes more problematic relative to the final assembly stress data shown in the previous section. As delaminations form in the samples, the stress distributions were observed to vary drastically as interfacial cracks initiate and propagate at the underfill to die passivation interface. Also, as mentioned previously, the number of thermal cycles to delamination initiation and the subsequent spreading of the delamination crack patterns have been found to show significant variance across the specimen sets. For example, delamination initiations were observed in some assemblies at around 1000 cycles, while

others survived in excess of 2000 cycles with no delaminations. In addition, any solder joint failures in the delaminated regions make resistance measurements impossible due to loss of electrical access to the sensors. Finally, the piezoresistive surface sensors are often physically destroyed as the delamination front propagates across the rosette location. For all of the above reasons, we have chosen to present the “average” sensor data during thermal cycling for only the specimens that have not delaminated at the sensor site being discussed. With such an approach, the number of samples with stresses being averaged will drop as the thermal cycling proceeds.

The variations in the average values of stresses σ'_{11} , $\sigma'_{11} - \sigma'_{22}$, σ'_{12} , and $\tau_{\text{Interfacial}}$ with thermal cycling duration for non-delaminated samples with underfills UF1, UF2 and UF3 are tabulated in Figures 7.12-7.15, respectively. In these figures, we have chosen to simplify the presentation by only listing the data for the sensor rosette sites with the highest/maximum values for the given stress components. Also, only the magnitudes (absolute values) of the stresses are given. It is clear from these illustrations that significant variations occur in the stress magnitudes as thermal cycling proceeds, even if there is no delamination at the sensor site. In particular, the individual die normal stresses and their difference (temperature compensated) in Figure 7.12 and 7.13 are seen to decrease by at least 78% and 25% for underfill UF1, while the die shear stresses in Figures 7.14 and 7.15 are seen to decrease by up to 90% and 60%, respectively. The large 90% drop in the in-plane shear stress occurred at site S9 in the lower left corner of the die (underfill dispense corner) after 2750 thermal cycles. After 2750 cycles, the sensor (S9) at the dispense corner of flip chip assemblies with underfill UF1 were all electrically failed (most likely due to solder joint failure). At the same time the corner




Figure 7.12 - Average Stress Variation with Thermal Cycling




Figure 7.13 - Average Stress Variation with Thermal Cycling




Figure 7.14 - Average Stress Variation with Thermal Cycling




Figure 7.15 - Average Stress Variation with Thermal Cycling

sensors of assemblies with underfill UF2 and UF3 typically survived 3000 thermal cycles. As was observed earlier, this corner was the location of the majority of the delamination initiations in the samples with underfill UF1.

Graphical plots of the extreme reductions of the average normal stress magnitudes (listed in Figure 7.12) with thermal cycling are shown in Figure 7.16. Such behavior is most likely due to a combination of several effects including change in the underfill and solder material properties (e.g. elastic modulus E , coefficient of expansion α , etc.) with thermal cycling, viscoplastic deformations in the underfill and solder joints during thermal cycling, and damage (without delamination) to the underfill to die passivation interface during thermal cycling. Given that the majority of the initial assembly die stresses were produced during underfill cure cooldown and not solder joint reflow, we feel that changes in the underfill are the most likely reason. Although such effects are almost universally ignored or simplified in finite element simulations for flip chip on laminate reliability, it is clear from these measurements that the effect is dramatic.

7.5.3 Leading Indicators-of-Failure

To more fully understand the effects of delamination initiation and delamination growth on the die stress distributions, it is necessary to look at correlation between the stress and CSAM measurements for individual test assemblies. Given that we have 25 assemblies for each of 3 underfills, and that there are 11 sensor rosettes in each assembly measuring up to 6 stress components, the amount of data available for this purpose is staggering. Here, concentration is made on the shear stress data for three underfill materials. The stress variations are examined at site S9, where delaminations initiated in most of the UF1 assemblies.




Figure 7.16 - Normal Stress Variation with Thermal Cycling

Figure 7.6 illustrated the delamination growth at the underfill to die passivation interface measured in one of the UF1 flip chip assemblies (board 22) at several levels of thermal cycling. The delaminations at the die device surface are seen to initiate at approximately 750 thermal cycles at the corner where the underfill was dispensed and where the measured high in-plane and interfacial shear stresses were observed (see Figures 7.14 and 7.15). At a little over 1000 thermal cycles, the delamination front had passed through the sensor rosette at site S9, nearest to the lower left hand corner of the chip. The measured shear stress histories at site S9 for this assembly are shown in Figure 7.17. From these data, it can be seen that the interfacial shear stress remains fairly constant until delamination occurs. At the point of delamination at the sensor site, the interfacial shear stress becomes approximately zero since the tractions between the underfill and die are released. On the contrary, the in-plane shear stress is observed to have changed dramatically, even before delaminations were detected using CSAM. The value was found to first suddenly increase, and then decrease gradually until delamination occurred. At the point of delamination, either the sensors themselves or their associated solder joints were damaged, so that the rosette no longer functioned.

From the stress variations observed in Figure 7.17, it appears that the in-plane shear stress magnitude may be a leading “early warning” indicator for impending delaminations. It was expected that the interfacial shear stress would also exhibit this characteristic as in previous work on delaminations in plastic quad flat packs [23]. However, the current data do not support this hypothesis.




Figure 7.17 - Stress History at Site S9 (Lower Left Corner)

Measurements on other assemblies have shown the same trends as exhibited in Figures 7.6 and 7.17. For example, Figure 7.18 shows the CSAM delamination and shear stress histories for another one of the test boards (board 21). In this case, the delaminations initiated at approximately 1250 thermal cycles at the corner where the underfill was dispensed, and the delamination front passed through the sensor rosette at site S9 at approximately 1500 thermal cycles. Analogous behaviors of the in-plane and interfacial shear stresses were observed.

The die shear stress variations at non-delaminated corner locations in the flip chip assemblies have also been observed. For example, Figures 7.19 and 7.20 show the CSAM image and die in-plane shear stress variations at the delaminated and the non-delaminated corners of the same assembly (UF2). In these Figures, the stress value at the delaminated corner (lower left) was found to first suddenly increase, and then decrease gradually until delamination occurred. However, the corresponding responses at the non-delaminated corners illustrated monotonic gradual declines as cycling progressed. Similar phenomenon was also observed for other two underfills materials. Figures 7.21 and 7.22 show another example (UF1) where the CSAM image and die in-plane shear stress variations are given at the delaminated and the non-delaminated corners of the same assembly. Another example for underfill UF3 is shown in Figures 7.23 and 7.24. Further examples of this phenomenon are shown for multiple assemblies for underfill UF1 in Figures 7.25 and 7.26 for non-delaminated and delaminated corners, respectively. Similar results were also observed for underfill UF2 (shown in Figures 7.27 and 7.28), and underfill UF3 (shown in Figures 7.29 and 7.30).





Figure 7.18 - Stress History at Site S9 (Lower Left Corner)




Figure 7.19 - Corner Delamination Status (UF2, Board 3)




Figure 7.20 - Stress Histories at Corner Sites (UF2, Board 3)




Figure 7.21 - Corner Delamination Status (UF1, Board 21)




Figure 7.22 - Stress Histories at Corner Sites (UF1, Board 21)




Figure 7.23 - Corner Delamination Status (UF3, Board 16)




Figure 7.24 - Stress Histories at Corner Sites (UF3, Board 16)





Figure 7.25 - Stress Variation at Non-Delaminated Corners (Underfill UF1)





Figure 7.26 - Stress Variation at Delaminated Corners (Underfill UF1)





Figure 7.27 - Stress Variation at Non-Delaminated Corners (Underfill UF2)





Figure 7.28 - Stress Variation at Delaminated Corners (Underfill UF2)





Figure 7.29 - Stress Variation at Non-Delaminated Corners (Underfill UF3)





Figure 7.30 - Stress Variation at Delaminated Corners (Underfill UF3)

In this study, we found that all delaminations initiated at the corners or at the edges of the assemblies. Most of the assemblies remained non-delaminated at the die center after 3000 thermal cycles. Figure 7.31 shows the in-plane normal stresses variations at the center of one of the flip chip assemblies (Board 10, Underfill UF2). In this case, the underfill/die interface was still non-delaminated at the die center after 3000 thermal cycles, where at the same time the corners and edges of the assembly was fully delaminated. The extensive relaxation in the normal stresses in a single assembly well reflects the average stress behavior plotted in Figure 7.16. Clearly, extensive relaxation and material changes have occurred. Similar trends were observed for others two underfills materials. The in-plane normal stresses variations at the center of one of the flip chip assemblies for underfill UF1 and underfill UF3 are shown in Figures 7.32 and 7.33, respectively.

7.6 Summary

In this work, a fundamental understanding of delamination initiation and growth in flip chip assemblies has been developed through simultaneous characterization of the stress and delamination states at the die to underfill interface during thermal cycling. Mechanical stresses on the device side of the flip chip die have been measured using special (111) silicon stress test chips containing piezoresistive sensor rosettes that are capable of measuring the complete three-dimensional silicon surface stress state in the silicon (including the interfacial shear and normal stresses at the die to underfill interface). The fabricated flip chip test die were assembled to FR-406 laminate substrates. Room temperature die stresses after assembly have been evaluated and




Figure 7.31 - Typical Normal Stress History at the Center of the Die in An Example Flip Chip Assembly (Underfill UF2)




Figure 7.32 - Typical Normal Stress History at the Center of the Die in An Example Flip Chip Assembly (Underfill UF1)




Figure 7.33 - Typical Normal Stress History at the Center of the Die in An Example Flip Chip Assembly (Underfill UF3)

compared for three different underfills. Minimizing these device side die stresses is especially important when multiple copper/low-k interconnect redistribution layers are present. The in-plane shear stress distribution was found to lack the expected symmetry present for an ideal assembly where the underfill is dispensed at all locations under the die simultaneously. The data for all three underfills indicated a concentration in the shear stress at the underfill dispense corner. The stress magnitudes in this corner were 50-100% higher than the values at the other 3 corners, and delaminations were found to initiate at this high stress corner during thermal cycling assemblies underfilled with encapsulant UF1.

The assemblies were then subjected to 3000 thermal cycles from -40 to 125 °C. By continuous monitoring of the sensor resistances during the environmental testing, the die surface stresses were measured throughout the post-assembly thermal cycling exposure. These measurements have been correlated with the delaminations occurring at the die passivation to underfill interface measured using C-mode Scanning Acoustic Microscopy (CSAM). Significant variations were found to occur in the magnitudes of the average stresses, even if there was no delamination in the flip chip assembly as thermal cycling proceeds. Such behavior is most likely due to a combination of several effects including changes that occur in the underfill material and adhesion properties, and the viscoplastic deformations that occur during thermal cycling.

Testing of 75 flip chip assemblies has been completed to date (1 die size x 3 underfills x 25 samples per combination). In each assembly, the complete histories of three-dimensional die surface stresses, delamination propagation have been recorded versus the duration of -40 to 125 °C thermal cycling. One of the most important

discoveries is that the shear stresses occurring at the corners of flip chip die have been demonstrated to be a suitable proxy for prognostic determination of future delamination initiations and growth. Thus, shear stress sensors have great potential as health-monitoring devices in flip chip packaging. The transient die stress variation during delamination is clearly a very complex phenomenon.

CHAPTER 8
LOW EXPANSION PCB FOR MINIMIZING DIE STRESSES IN FLIP CHIP ON
LAMINATE ASSEMBLIES

8.1 Introduction

Coefficient of thermal expansion mismatches between packaging materials is a major cause of die stresses in flip chip on laminate assemblies. With the die is coupled to the substrate through the underfill epoxy, bending or curvature of the assembly is produced upon changes of temperature (Figure 5.5). This leads to a greatly reduced dependence of the solder bump shear strains on the distance from the chip center (neutral point).

In addition to the use of underfill encapsulants, further improvements in the reliability of flip chip on laminate assemblies can be obtained by reducing the coefficient of thermal expansion (CTE) of the substrate material. A novel approach for obtaining laminated substrates with extremely low thermal expansion coefficients (similar to silicon) has been established by ThermalWorks, Inc. and marketed using the trade name STABLCOR[®]. In the developed approach, hybrid laminates are formed that include a combination of standard glass fiber reinforced resin layers with carbon fiber reinforced resin layers. With both fiber systems, processing techniques have been developed to

utilize standard epoxy resins (FR-402, FR-406, etc.), as well as polyimide and Cyanate ester resins.

The utilized laminate features a sandwich construction that contains standard FR-406 outer layers surrounding a low expansion high thermal conductivity carbon fiber-reinforced composite core (STABLCOR). A simple example of the hybrid PCB composite laminate approach is shown in Figure 8.1. The carbon fiber based central core features both high stiffness and high thermal conductivity, as well as near zero thermal expansion coefficient. The outer top and bottom regions are typical glass fiber reinforced FR-4 lay-ups, which can contain multiple layers with patterned copper traces. Because of the extremely low expansion coefficient of the carbon fiber core and the bonded nature of the laminate, the surface CTE of the hybrid laminate PCB stack-up is typically in the range of 2.0-4.0 ppm/°C over the temperature range of -55 to 150 °C, which is much lower than the typical 13.0-20.0 ppm/°C seen with standard FR-406 based laminates. In addition, the high stiffness of the carbon fiber based core can help reduce PCB warpage issues, as well as vastly improve the net heat conduction characteristics of the PCB substrate [198-199].

In this work, die stresses have been characterized in flip chip assemblies made with conventional FR-406 substrates and enhanced substrates with FR-406 outer layers and carbon fiber cores. The flip chip test die were packaged with both substrate technologies, and die surface stresses were measured throughout the assembly process. Transient die stresses during underfill cure, and the room temperature die stresses in final cured assemblies have been measured and compared.



Figure 8.1 - Example Hybrid PCB Laminate Incorporating Low CTE Carbon Fiber Based Core (STABLCOR)

8.2 Packaging Technology and Test Chips

A schematic of a flip chip assembly with the carbon fiber core hybrid laminate construction is shown in Figures 8.2. In this work, the FC200 test chip described in previous chapters has been utilized. The test chips have been assembled to substrates manufactured from standard laminate substrates featuring glass fibers in a high Tg epoxy matrix (FR-406), and to hybrid laminate substrates featuring a carbon fiber based core material (STABLCOR) surrounded by standard glass fiber reinforced FR-406 layers. These two laminate material combinations are listed in Table 8.1. To simplify further discussions in this chapter, they will be referred to with the shorthand laminate designations of FR-406 and STABLCOR. Therefore, the terminology STABLCOR laminate is intended to imply the hybrid composite laminate formed with glass-epoxy (FR-406) outer layers surrounding a carbon fiber based core (unless specifically mentioned otherwise). Figure 8.3 shows various views of one of the STABLCOR flip chip assemblies containing a 5 x 5 mm stress test chip. Underfill UF3 (see Table 5.2) was used to develop the STABLCOR flip chip test assemblies.

Laminate Designation	Outer Layers		Core
	Resin	Fiber	
FR-406	FR-406	Glass	None
STABLCOR	FR-406	Glass	STABLCOR [®] (ST500P)

Table 8.1 - Laminate Types for Test Boards






Figure 8.2 – Flip Chip Assembly on Low CTE Carbon Fiber Based Core (STABLCOR)



Dot Pattern
Underfill Dispense



FC200

Figure 8.3 – STABLCOR Flip Chip Assembly Incorporating Stress Test Chip

8.3 Comparison of Test Results with FR-406 Flip Chip Assembly

The FC200 test chip assemblies have been utilized to measure the die stresses in flip chip on laminate assemblies throughout the assembly process. The transient die stresses were monitored during the cure cycle. After final assembly was completed, the die stresses were also measured at room temperature, and as a function of temperature during a slow change from -55 to +150 °C. The measured stresses for the two substrate technologies were then compared. Figure 8.4 shows the rosette site designations for the resistance/stress measurements.

8.3.1 Stress Variation During Underfill Cure

As mentioned previously, transient sensor resistances were monitored during the entire underfill encapsulant cure process. In Chapter 5, the die stresses during underfill cure and at room temperature and as a function of temperature after cure have thoroughly discussed [143-144]. The comparison of the in-plane normal stress difference and shear stress variation with time for example STABLCOR and FR-406 assemblies are shown in Figures 8.5 and 8.6, respectively. When comparing the results in the plots in Figures 8.5-8.6 for the FR-406 and STABLCOR laminates (FC200, 5 x 5 mm die size), it can be seen that the final die in-plane shear stress magnitudes are 4-8X smaller in the assemblies using the STABLCOR hybrid laminates.

8.3.2 Stresses After Underfill Encapsulation

After underfill cure and cooldown, the final assembly room temperature die stresses for the two substrate technologies were characterized and compared. In this case, the initial and final sensor resistance measurements used to evaluate the stresses were both made at room temperature (23 °C). Thus, all thermal errors in application of the




Figure 8.4 - Rosette Sites for Stress Measurement




Figure 8.5 - In-Plane Normal Stress Difference Variation During Underfill Cure for Different Substrate Configurations (FR-406 and STABLCOR)




Figure 8.6 - In-Plane Shear Stress Variation During Underfill Cure for Different Substrate Configurations (FR-406 and STABLCOR)

sensors will be minimized ($T = 0$). Figures 8.7-8.10 show the comparison of measured data for the in-plane normal stresses σ'_{11} and in-plane normal stress difference ($\sigma'_{11} - \sigma'_{22}$), in-plane shear stress σ'_{12} , and interfacial shear stresses $\tau_{\text{Interfacial}}$, respectively. At every rosette site in these plots, results are given for the two different substrates. The values beside each rosette site indicate the average and standard deviation from the 25 specimens used for each substrate technology.

For the in-plane normal stresses in the FC200 die, it can be seen that large reductions in the die stress magnitudes are realized when using the low CTE STABLCOR substrates. For stress σ'_{11} , the stress magnitudes in the FR-406 assemblies were typically 8-12X larger than the corresponding stresses in the STABLCOR assemblies. Similar large reductions in the FC200 die stresses are seen for the in-plane shear stress σ'_{12} , and total out-of-plane (interfacial) shear stress $\tau_{\text{Interfacial}}$. Figures 8.11-8.12 show graphically the die stresses comparison for two different PCB substrates. In these graphs, the highest die stresses at the critical location of the die have compared.

8.3.3 Temperature Dependent Stress Measurements

To further illustrate the nature of the stresses induced by underfill encapsulation, several flip chip assemblies were subjected to slow temperature change from -55 to +150 °C. Resistance values were monitored continuously, and the stresses were extracted as a function of temperature. Typical in-plane normal stress difference and in-plane shear stress data are shown in Figures 8.13 and 8.14, respectively.

In all cases, raising the temperature from room temperature decreases the magnitude of the stress component. As the temperature approached or exceeded 150 °C




Figure 8.7 – Average In-Plane Normal Stress After Cure for Different Substrate Configurations (FR-406 and STABLCOR)




Figure 8.8 – Average In-Plane Normal Stress Difference After Cure for Different Substrate Configurations (FR-406 and STABLCOR)




Figure 8.9 – Average In-Plane Shear Stress After Cure for Different Substrate Configurations (FR-406 and STABLCOR)




Figure 8.10 – Average Interfacial Shear Stress After Cure for Different Substrate Configurations (FR-406 and STABLCOR)




Figure 8.11 – Comparison of Average In-Plane Normal Stress for Different Substrate Configurations (FR-406 and STABLCOR)




Figure 8.12 – Comparison of Average In-Plane Shear Stress for Different Substrate Configurations (FR-406 and STABLCOR)




Figure 8.13 – Comparison of In-Plane Normal Stress Difference Variation with Temperature for Different Substrate Configurations (FR-406 and STABLCOR)




Figure 8.14 – Comparison of In-Plane Shear Stress Variation with Temperature for Different Substrate Configurations (FR-406 and STABLCOR)

(the cure temperature of the underfill) and the assembly flattens back out, the normal stress difference approached zero. Although the normal stress difference illustrated a somewhat linear response with the temperature of assembly, the in-plane shear stress values began to deviate from linearity when the temperature came near the glass transition temperature of the underfill encapsulant. This type of behavior was illustrated at all of the corner rosette sites. It is suspected that the individual normal stresses exhibit the same type of nonlinear behavior around the T_g , and that the effect is cancelled out through subtraction when the normal stress difference data is plotted. When the temperature is lowered; the stress levels continue to increase. This is because the material expansion mismatch becomes worse due to the larger temperature change from the “relaxed” configuration of the package materials at approximately 150 °C. As can be seen in these figures, the die stresses can become quite high for temperatures significantly below room temperature. In addition, the advantages of the low expansion coefficient STABLCOR substrate become readily apparent.

8.4 Summary

In this work, Die stresses were characterized and compared for flip chip on laminate assemblies employing a novel low expansion, high stiffness, and relatively low cost laminate substrate material that virtually eliminates CTE mismatches between the silicon die and top layer PCB interconnect. The enhanced substrate is a hybrid composite laminate PCB, which features a sandwich construction that contains standard FR-406 outer layers surrounding a low expansion high thermal conductivity carbon fiber-reinforced core (STABLCOR). Measurements of the die stresses in 5 x 5 mm flip chip

die attached to the low expansion laminates have been made using test chips with piezoresistive sensors. The findings of this work indicate that a significant reduction in the die normal and shear stresses magnitude occurs relative to those present in conventional FR-406 substrate assemblies.

CHAPTER 9

SUMMARY AND CONCLUSIONS

In this work, (111) silicon test chips containing an array of optimized piezoresistive stress sensor rosettes, have been successfully applied within flip chip packaging configurations. Calibrated and characterized (111) FC200 test chips were encapsulated in the flip chip packages and the post packaging resistances of the sensors were then recorded. The sensor resistances were monitored at room temperature, as a function of temperature excursion, and during a long term packaging reliability qualification tests (thermal cycling). The stresses on the die surface were calculated using the measured resistance changes and the appropriate theoretical equations. For comparison purpose, three-dimensional nonlinear finite element simulations of the packaging configurations were also performed, and the stress predictions were correlated with the experimental test chip data.

In the flip chip study, test chips with piezoresistive sensors have been used to measure the mechanical stresses on the silicon die device surface in flip chip on laminate assemblies. The utilized (111) silicon test chips contain an array of sensor rosettes capable measuring all of the stress components including the interfacial shear stresses. The stress chips were bumped with 200 μm (8 mil) pitch perimeter solder balls. The flip chip test die were then packaged, and die surface stresses were measured throughout the assembly process and during post-assembly environmental testing.

The observed transient stress variation during underfill cure was recorded and discussed. As noted in earlier research by the authors [142-144, 167], the majority of the final assembly stresses are developed during cooldown after the underfill snap cure oven exposure. These stresses were typically 5-10 times larger than the maximum values observed during the actual cure cycle. In addition, no stress overshoot phenomenon was observed for the device side die stresses; unlike the previous findings with the backside die stresses [142]. This supports the earlier hypothesis that die cracking and tensile stress overshoot on the backside of the assembled flip chip die are due to differential cooling during cooldown after underfill cure.

Room temperature die stresses after assembly have been evaluated and compared for three different underfills. Minimizing these device side die stresses is especially important when multiple copper/low-k interconnect redistribution layers are present. It was found that underfill UF1 exhibited the lowest in-plane compressive stress magnitudes. For the three encapsulants under study, the in-plane compressive stresses seemed to be strongly related to both the elastic modulus and coefficient of thermal expansion of the underfills. Underfill UF2 exhibited the lowest in-plane and interfacial shear stress magnitudes. Further finite element investigations using temperature dependent elastic and viscoplastic properties of the underfill materials will be necessary before the “stress rankings” of the three underfill materials can be better understood.

The in-plane shear stress distribution was found to lack the expected symmetry present for an ideal assembly where the underfill is dispensed at all locations under the die simultaneously. The data for all three underfills indicated a concentration in the shear

stress at the underfill dispense corner. The stress magnitudes in this corner were 50-100% higher than the values at the other 3 corners, and delaminations were also observed to initiate at the high stress corner during thermal cycling. These results were explained by the presence of a larger fillet and slight buildup of underfill encapsulant at the dispense corner. The current efforts in characterizing underfill delaminations have indicated that the in-plane shear stress value is an excellent prognostic indicator of delamination initiation points and delamination propagation [195-196].

In the low temperature packaging study, the silicon die stresses occurring in chip on board assemblies have experimentally characterized and numerically modeled at extreme low temperatures to be found on future NASA space missions. Stress measurements have been made from -180 to +150 °C using test chips incorporating piezoresistive sensor rosettes. The p-type resistors in the utilized test chips were found to exhibit freeze out effects at temperatures below -50 °C, so that accurate stress measurements could only be made using the measured resistance changes exhibited by the n-type sensors. The obtained stress measurement data were then correlated with the predictions of nonlinear finite element models, and good agreement was found. The finite element models incorporated temperature dependent material property data. A microtester was used to characterize the stress-strain behavior of the solders and encapsulants from -180 to 150 °C.

In the flip chip delamination study, a fundamental understanding of delamination initiation and growth in flip chip assemblies through simultaneous characterization of the stress and delamination states at the die to underfill interface during thermal cycling have been developed. Mechanical stresses on the device side of the flip chip die have been

measured using special (111) silicon stress test chips containing piezoresistive sensor rosettes that are capable of measuring the complete three-dimensional silicon surface stress state in the silicon (including the interfacial shear and normal stresses at the die to underfill interface). The fabricated flip chip test die were assembled to FR-406 laminate substrates. Room temperature die stresses after assembly have been evaluated and compared for three different underfills. The in-plane shear stress distribution was found to lack the expected symmetry present for an ideal assembly where the underfill is dispensed at all locations under the die simultaneously. The data for all three underfills indicated a concentration in the shear stress at the underfill dispense corner. The stress magnitudes in this corner were 50-100% higher than the values at the other 3 corners, and delaminations were found to initiate at this high stress corner during thermal cycling assemblies underfilled with encapsulant UF1.

The assemblies were then subjected to 3000 thermal cycles from -40 to 125 °C. By continuous monitoring of the sensor resistances during the environmental testing, the die surface stresses were measured throughout the post-assembly thermal cycling exposure. These measurements have been correlated with the delaminations occurring at the die passivation to underfill interface measured using C-mode Scanning Acoustic Microscopy (CSAM). Significant variations were found to occur in the magnitudes of the average stresses, even if there was no delamination in the flip chip assembly as thermal cycling proceeds. Such behavior is most likely due to a combination of several effects including changes that occur in the underfill material and adhesion properties, and the viscoplastic deformations that occur during thermal cycling.

Testing of 75 flip chip assemblies has been completed to date (1 die size x 3 underfills x 25 samples per combination). In each assembly, the complete histories of three-dimensional die surface stresses, delamination propagation have been recorded versus the duration of -40 to 125 °C thermal cycling. One of the most important discoveries is that the shear stresses occurring at the corners of flip chip die have been demonstrated to be a suitable proxy for prognostic determination of future delamination initiations and growth. Thus, shear stress sensors have great potential as health-monitoring devices in flip chip packaging. The transient die stress variation during delamination is clearly a very complex phenomenon.

In the flip chip assembly with STABLCOR laminate configuration study, Die stresses were characterized and compared for flip chip on laminate assemblies employing a novel low expansion, high stiffness, and relatively low cost laminate substrate material that virtually eliminates CTE mismatches between the silicon die and top layer PCB interconnect. The enhanced substrate is a hybrid composite laminate PCB, which features a sandwich construction that contains standard FR-406 outer layers surrounding a low expansion high thermal conductivity carbon fiber-reinforced core (STABLCOR®). The findings of this work indicate that a significant reduction in the die normal and shear stresses magnitude occurs relative to those present in conventional FR-406 substrate assemblies.

There are several opportunities for future work on flip chip assemblies. In addition, including more realistic material properties and assumptions for interfaces of dissimilar materials will give improved FEM predictions and better correlation with the experimental

data. Further investigations of the delaminations at the interface of the larger silicon die and encapsulant are also needed.

BIBLIOGRAPHY

1. Dale, J. R., and Oldfield, R. C., "Mechanical Stresses Likely to be Encountered in the Manufacture and Use of Plastically Encapsulated Devices," Microelectronics and Reliability, Vol. 16, pp. 255-258, 1977.
2. Lau, H., Thermal Stress and Strain in Microelectronics Packaging, Van Nostrand Reinhold, 1993.
3. Nguyen, L. T., "Reliability of Postmolded IC Packaging," Journal of Electronic Packaging, Vol. 115, pp. 346-355, 1993.
4. Isegawa, M., Iwasaki, Y., and Sutoh, T., "Deformation of Al Metallization in Plastic Encapsulated Semiconductor Devices Caused by Thermal Shock," Proceeding of 18th Annual Reliability Physics Symposium, IEEE, pp. 171-177, 1980.
5. Thomas, R. E., "Stress-Induced Deformation of Aluminum Metallization in Plastic Encapsulated Semiconductor Devices Caused by Thermal Shock," Proceedings of the 35th Electronic Components Conference, IEEE, pp. 37-45, 1985.
6. Lundström, P., and Gustafsson, K., "Mechanical Stress and Life for Plastic-Encapsulated Large-Area Chip," Proceedings of the 38th Electronic Components Conference, IEEE, pp. 396-405, Los Angeles, CA, May 8-11, 1988.
7. Lesk, L. A., Thomas, R. E., Hawkins, G., Rimmel, T. P., and Rugg, J., "Progression of Damage Caused by Temperature Cycling on a Large Die in a Molded Plastic Package," Proceedings of the 40th Electronic Components and Technology Conference, IEEE, pp. 807-812, Las Vegas, NV, May 20-23, 1990.
8. Edwards, D. R., Heinen, K. G., Martinez, J. E., and Groothuis, S., "Shear Stress Evaluation of Plastic Packages," Proceedings of the 37th Electronic Components Conference, IEEE, pp. 84-95, 1987.
9. Okikawa, S., Sakimoto, M., Tanaka, T., Sato, T., Toya, T., and Hara, Y., "Stress Analysis of Passivation Film Crack for Plastic Molded LSI Caused by Thermal Stress," in Proceeding of International Symposium for Testing and Failure Analysis, pp. 75-81, 1987.
10. Okikawa, S., Toida, T., Inatsu, M., and Tanimoto, M., "Stress Analysis for Passivation and Inter-level Insulation Film Cracks in Multilayer Aluminum Structures for Plastic-Packaged LSI," in Proceeding of International Symposium for Testing and Failure Analysis, pp. 275-279, 1983.

11. Shirley, C. G., and Blish, R. C., "Thin-Film Cracking and Wire Ball Shear in Plastic Dips due to Temperature Cycle and Thermal Shock," Proceedings of the 25th Annual Reliability Physics Symposium, IEEE, pp. 238-249, San Diego, CA, 1987.
12. Foehringer, R., Golwalkar, S., Eskildsen, S., and Altimari, S., "Thin Film Cracking in Plastic Packages-Analysis, Model and Improvements," Proceedings of the 43th Electronic Components Conference, IEEE, pp. 759-764, 1991.
13. Blish, R., and Vaney, P., "Failure Rate Model for Thin Film Cracking in Plastic IC's," Proceeding of 29th Annual Reliability Physics Symposium, IEEE, pp. 22-29, 1991.
14. Gee, S. A., Johnson, M. R., and Chen, K. L., "Test Chip Design for Detecting Thin-Film Cracking in Integrated Circuits," IEEE Transactions on Components, Packaging, and Manufacturing Technology, Part B-Advanced Packaging, Vol. 18(3), pp. 478-484, 1995.
15. Inayoshi, H., "Moisture-Induced Aluminum Corrosion and Stress on the Chip in Plastic Encapsulated LSI's," Proceeding of 17th Annual Reliability Physics Symposium, IEEE, pp. 113-119, 1979.
16. Nishimura, A., Kawai, S., and Murakami, G., "Effect of Lead Frame Material on Plastic-Encapsulated IC Package Cracking Under Temperature Cycling," IEEE Transactions on Components, Hybrids, and Manufacturing Technology, Vol. 12(4), pp. 639-645, 1989.
17. Doorselaer, K. V., and de Zeeuw, K., "Relation Between Delamination and Temperature-Cycling Induced Failures in Plastic Packaged Devices," Proceedings of the 40th Electronic Components and Technology Conference, IEEE, pp. 813-820, Las Vegas, NV, May 20-23, 1990.
18. Moore, T. M., McKenna, R., and Kelsall, S. J., "Correlation of Surface Mount Plastic Package Reliability Testing to Nondestructive Inspection by Scanning Acoustic Microscopy," Proceedings of the 29th Annual Reliability Physics Symposium, IEEE, pp. 160-166, 1991.
19. Moore, T. M., "Reliable Delamination Detection by Polarity Analysis of Reflected Acoustic Pulses," in Proceeding of International Symposium for Testing and Failure Analysis, pp. 49-54, 1991.
20. Moore, T. M., and Kelsall, S. J., "The Impact of Delamination of Stress-Induced and Contamination-Related Failure in Surface Mount IC's," Proceedings of the 30th Annual International Reliability Physics Symposium, IEEE, pp. 169-176, San Diego, CA, 1992.
21. van Gestel, R., de Zeeuw, K., van Gemert, L., and Bagerman, E., "Comparison of Delamination Effects Between Temperature Cycling Test and Highly Accelerated Stress Test in Plastic Packaged Devices," Proceedings of the 30th Annual International Reliability Physics Symposium, IEEE, pp. 177-181, San Diego, CA, 1992.

22. van Gestel, R., Van Gemert, L., and Bagerman, E., "Package Related Reliability Investigation with a Multi-Sensor Chip," Proceedings of the 43rd Electronic Components and Technology Conference, pp. 391-395, Orlando, FL, 1993.
23. Zou, Y., Suhling, J. C., Jaeger, R. C., and Ali, H., "Three-Dimensional Die Surface Stress Measurements in Delaminated and Non-Delaminated Plastic Packaging," Proceedings of the 48th Electronic Components and Technology Conference, pp. 1223-1234, Seattle, WA, May 25-28, 1998.
24. Chen, A. S., Nguyen, L. T., and Gee, S. A., "Effect of Material Interactions during Thermal Shock Testing on IC Package Reliability," Proceedings of the 43th Electronic Components and Technology Conference, pp. 693-700, 1993.
25. Nguyen, L. T., Gee, S. A., Johnson, M. R., and Grimm, H. E., "Effect of Die Coatings, Mold Compounds and Test Conditions on Temperature Cycling Failures," Proceedings of the 44th Electronic Components and Technology Conference, pp. 210-217, 1994.
26. Nguyen, L. T., Lee, G., Jones, G., Hsu, T. R., and Fang, R., "Interfacial Fracture Toughness in Plastic Packages," Application of Fracture Mechanics in Electronic Packaging, ASME, AMD-Vol. 222, pp. 15-24, 1997.
27. Nishimura, A., Tatemichi, A., Miura, H., and Sakamoto, T., "Life Estimation for IC Plastic Packages Under Temperature Cycling Based on Fracture Mechanics," IEEE Transactions on Components, Hybrids, and Manufacturing Technology, Vol. 10(4), pp. 637-642, 1987.
28. Schroen, W. H., Spencer, J. L., Bryan, J. A., Cleveland, R. D., Metzgar, T. D., and Edwards, D. R., "Reliability Tests and Stress in Plastic Integrated Circuits," Proceedings of the 19th Annual Reliability Physics Symposium, IEEE, pp. 81-87, 1981.
29. Kitano, M., Nishimura, A., and Kawai, S., "Analysis of Packaging Cracking During Reflow Soldering Process," Proceeding of the 26th International Reliability Physics Symposium, pp. 90-95, 1988.
30. Jordan, R., "Lower Stress Encapsulants," Proceedings of the 31th Electronic Components Conference, pp. 130-135, 1981.
31. Kuroki, S., and Oota, K., "High Reliability Epoxy Molding Compound for Surface Mounted Devices," Proceedings of the 39th Electronic Components Conference, pp. 885-890, 1989.
32. van Kessel, C. G. M., Gee, S. A., and Murphy, J. J., "The Quality of Die-Attachment and Its Relationship to Stresses and Vertical Die-Cracking," IEEE Transactions on Components, Hybrids, and Manufacturing Technology, Vol. 6(4), pp. 414-420, 1983.

33. van Kessel, C. G. M., and Gee, S. A., "The Use of Fractography in the Failure Analysis of Die Cracking," in Proceeding of the International Symposium for Testing and Failure Analysis, Los Angeles, CA, 1984.
34. Sweet, J. N., "Die Stress Measurement Using Piezoresistive Stress Sensors," in Thermal Stress and Strain in Microelectronics Packaging, Edited by J. Lau, Von Nostrand Reinhold, 1993.
35. Bittle, D. A., Suhling, J. C., Beaty, R. E., Jaeger, R. C., and Johnson, R. W., "Piezoresistive Stress Sensors for Structural Analysis of Electronic Packages," Journal of Electronic Packaging, Vol. 113(3), pp. 203-215, 1991.
36. Miura, H., Kitano, M., Nishimura, A., and Kawai, S., "Thermal Stress Measurement in Silicon Chips Encapsulated in IC Plastic Packages under Thermal Cycling," Journal of Electronic Packaging, Vol. 115(1), pp. 9-15, 1993.
37. Usell, R. J., and Smiley, S. A., "Experimental and Mathematical Determination of Mechanical Strains within Plastic IC Packages and Their Effect on Devices During Environmental Tests," Proceeding of 19th Annual Reliability Physics Symposium, pp. 65-73, 1981.
38. Hamada, A., Furusawa, T., Saito, N., and Takeda, E., "A New Aspect of Mechanical Stress Effect in Scaled MOS Devices," IEEE Transactions on Electron Devices, Vol. 38(4), pp. 895-900, 1991.
39. Miura, H., and Kumazawa, T., "Effect of Delamination at Chip/Encapsulant Interface on Chip Stress and Transistor Characteristics," Applications of Experimental Mechanics to Electronic Packaging, ASME, EEP-Vol. 13, pp. 73-78, 1995.
40. Ali, H., "Stress-Induced Parametric Shift in Plastic Packaged Device," IEEE Transactions on Components Packaging and Manufacturing Technology, Part B-Advanced Packaging, Vol. 20(4), pp. 458-462, 1997.
41. Matsumoto, H., Yamada, M., Fukushima, J., Kondoh, T., Kotani, N., and Tosa, M., "New Filled-Induced Failure Mechanism in Plastic Encapsulated VLSI Dynamic MOS Memories," Proceeding of 23th Annual Reliability Physics Symposium, pp. 180-186, 1985.
42. Pendse, R., and Jennings, D., "Parametric Shifts in Devices: Role of Packaging Variables and Some Novel Solutions," Proceedings of the 40th Electronic Components and Technology Conference, pp. 322-326, 1990.
43. Jaeger, R. C., Ramani, R., and Suhling, J. C., "Effects of Stress-Induced Mismatches on CMOS Analog Circuits," Proceedings of the International Symposium on VLSI Technology, Systems, and Applications, pp. 354-360, Taipei, Taiwan, 1995.
44. Jaeger, R. C., Ramani, R., Suhling, J. C., and Kang, Y., "CMOS Stress Sensor Circuits Using Piezoresistive Field-Effect Transistors (PIFET's)," Proceedings of 1995 Symposium on VLSI Circuit Design and Technology, pp. 43-44, Kyoto, Japan, 1995.

45. Jaeger, R. C., and Suhling, J. C., "Advances in Stress Test Chips," Application of Experimental Mechanics to Electronic Packaging-1997, ASME, EEP-Vol. 22, pp.1-5, Dallas, TX, 1997.
46. Jaeger, R. C., Suhling, J. C., Bradley, A. T., and Xu, J., "Silicon Piezoresistive Stress Sensors Using MOS and Bipolar Transistors," Proceeding of InterPack'99, pp. 219-226, Lahaina, HI, June 13-19, 1999.
47. Jaeger, R. C., Suhling, J. C., Ramani, R., Bradley, A. T., and Xu, J., "CMOS Stress Sensors on (100) Silicon," IEEE Journal of Solid-State Circuits, Vol. 35(1), pp. 85-95, 2000.
48. Ramani, R., Piezoresistive Behavior of MOSFET and FET-Based Stress Sensor Circuit, Ph.D. Dissertation, Auburn University, 1996.
49. Bradley, A. T., Piezoresistive Behavior of MOSFETs and MOS Circuits, Ph.D. Dissertation, Auburn University, 1999.
50. Xu, J., CMOS Piezoresistive Stress Sensors on (111) Silicon, Ph.D. Dissertation, Auburn University, 2000.
51. Mian, A. K. M., Suhling, J. C., and Jaeger, R. C., "Sensitivity of Van der Pauw Sensors to Uniaxial Stress," American Society of Mechanical Engineers, ASME, EEP, Vol. 26(1), pp. 195-203, Jun 13-Jun 19 1999.
52. Mian, A. K. M., Application of the Van der Pauw Structure as a Piezoresistive Stress Sensor, Ph.D. Dissertation, Auburn University, 2000.
53. Fruett, F., and Meijer, G. C. M., "Compensation of Piezoresistivity Effect in p-Type Implanted Resistors," Electronics Letters, Vol. 35(18), pp. 1587-1588, 1999.
54. Suhir, E., "Die Attachment Design and Its Influence on Thermal Stresses in the Die and the Attachment," Proceedings of 37th Electronic Components Conference, pp. 508-517, 1987.
55. Suhir, E., "Interfacial Stresses in Bimetal Thermostats," Journal of Applied Mechanics, Vol. 56(3), pp. 595-600, 1989.
56. Suhir, E., "Analytical Modeling in Electronic Packaging Structures. Its Merits, Shortcomings and Interaction with Experimental and Numerical Techniques," Journal of Electronic Packaging, Vol. 111(2), pp. 157-161, 1989.
57. Uschitsky, M., and Suhir, E., "Predicted Thermally Induced Stresses in an Epoxy Molding Compound at The Chip Corner," Structural Analysis in Microelectronics and Fiber Optics-1996, ASME, EEP-Vol. 16, pp. 67-100, Atlanta, GA, 1996.
58. Liew, H. L., Yasir, A. Q., Hassan, A. Y., and Seetharamu, K. N., "Engineering Model for Thermal Mismatch Stresses at the Interface of a Non-Uniformly Heated Two Layer Structure," International Journal of Microcircuits and Electronic Packaging, Vol. 21(2), pp. 186-190, 1998.

59. Tay, A. A. O., and Lin, T. Y., "Moisture Diffusion and Heat Transfer in Plastic IC Packages," IEEE Transactions on Components, Hybrids, and Manufacturing Technology, Part A, Vol. 19(2), pp. 186-193, 1996.
60. Tay, A. A. O., and Lin, T. Y., "Effects of Moisture and Delamination on Cracking of Plastic IC Packages during Solder Reflow," Proceedings of 46th Electronic Components and Technology Conference, pp. 777-782, Orlando, FL, 1996.
61. Tay, A. A. O., and Lin, T. Y., "Moisture-Induced Interfacial Delamination Growth in Plastic IC Packages during Solder Reflow," Proceedings of 48th Electronic Components and Technology Conference, pp. 371-378, Seattle, WA, 1998.
62. Miura, H., Nishimura, A., Kawai, S., and Nakayama, W., "Temperature Distribution in IC Plastic Packages in the Reflow Soldering Process," IEEE Transactions on Components, Hybrids, and Manufacturing Technology, Vol. 11(4), pp. 499-505, 1988.
63. Groothuis, S., Schroen, W. H., and Murtuza, M., "Computer Aided Stress Modeling for Optimizing Plastic Package Reliability," Proceeding of 23th Annual Reliability Physics Symposium, pp. 182-191, 1985.
64. Pendse, R. D., "A Comprehensive Approach for the Analysis of Package Induced Stress in IC's Using Analytical and Empirical Methods," IEEE Transactions on Components, Hybrids, and Manufacturing Technology, Vol. 14(4), pp. 870-873, 1991.
65. Kelly, G., Lyden, C., Mathuna, C. O., and Campbell, J. S., "Investigation of Thermo-Mechanically Induced Stress in a PQFP 160 Using Finite Element Techniques," Proceedings of 42th Electronic Components and Technology Conference, IEEE, pp. 467-472, San Diego, CA, 1992.
66. Kelly, G., Lyden, C., Mathuna, C. O., Slattery, O., and Hayes, T., "Correlation Of Shear Stress And Metal Shift: A Modeling Approach," Proceedings of 43th Electronic Components and Technology Conference, IEEE, pp. 264-269, 1993.
67. Kelly, G., Lyden, C., Lawton, W., Barrett, J., Saboui, A., Exposito, J., and Lamourelle, F., "Accurate Prediction of PQFP Warpage," Proceedings of 44th Electronic Components and Technology Conference, IEEE, pp. 102-106, 1994.
68. Kelly, G., Lyden, C., Lawton, W., Barrett, J., Saboui, A., Pape, H., and Peters, H., "Importance of Molding Compound Chemical Shrinkage in the Stress and Warpage Analysis of PQFPs," Proceeding of 45th Electronic Components and Technology Conference, IEEE, pp. 977-981, 1995.
69. Mertol, A., "Stress Analysis and Thermal Characterization of a High Pin Count PQFP," Journal of Electronic Packaging, Vol. 114, pp. 211-220, 1992.

70. van Gestel, R., and Schellekens, H., "3D Finite Element Simulation of the Delamination Behaviour of a PLCC Package in the Temperature Cycling Test," Proceedings of the 31st Annual Reliability Physics Symposium, pp. 108-121, Atlanta, GA, 1993.
71. Sweet, J. N., Burchett, S. N., Peterson, D. W., Hsia, A. H., and Chen, A., "Piezoresistive Measurement and FEM Analysis of Mechanical Stresses in 160L Plastic Quad Flat Packs," Proceedings of INTERpack '97, pp. 1731-1740, Kohala, HI, June 15-19, 1997.
72. Liu, S., Zhu, J., Zou, D., and Benson, J., "Study of Delaminated Plastic Packages by High Temperature Moiré and Finite Element Method," IEEE Transactions on Components, Hybrids, and Manufacturing Technology, Part A, Vol. 20(4), pp. 502-512, 1997.
73. Liu, S., Hsu, S. C., and Tung, Y. C., "Thermal Deformation Analysis of a Plastic Quad Flat Packages by Hybrid Moiré and Finite Element Method," Thermo-Mechanical Characterization of Evolving Packaging Materials and Structures, ASME, EEP-Vol. 24, pp. 51-58, 1998.
74. Yeung, T. S., and Yuen, M. M. F., "Viscoelastic Analysis of IC Package Warpage," Sensing, Modeling and Simulation in Emerging Electronic Packaging-1996, AMSE, EEP-Vol. 17, pp. 101-107, Atlanta, GA, 1996.
75. Park, J. H., Kim, J. K., Yuen, M. M. F., Lee, S. W. R., and Tong, P., "Viscoelastic Analysis of Thermal Stresses in a PQFP," Proceedings of INTERpack '97, pp. 1257-1263, Kohala, HI, June 15-19, 1997.
76. Bastawros, A. F., and Voloshin, A. S., "Transient Thermal Strain Measurements in Electronic Packages," IEEE Transactions on Components Hybrids & Manufacturing Technology, Vol. 13(4), pp. 961-966, 1990.
77. Han, B., and Guo, Y., "Thermal Deformation Analysis of Various Electronic Packaging Products by Moiré and Microscopic Moiré Interferometry," Journal of Electronic Packaging, Vol. 117(3), pp. 185-191, 1995.
78. Stiteler, M., and Ume, C., "System for Real-Time Measurements of Thermally Induced Warpage in a Simulated Infrared Soldering Environment," Journal of Electronic Packaging, Vol. 119, pp. 1-7, 1997.
79. Wang, Y., and Hassell, P., "On-Line Measurement of Thermally Induced Warpage of BGAs with High Sensitivity Shadow Moiré," International Journal of Microcircuits and Electronic Packaging, Vol. 21(2), pp. 191-196, 1998.
80. Guo, Y., and Sarihan, V., "Testing and Measurement Techniques Applied to Electronic Packaging Development," Applications of Experimental Mechanics to Electronic Packaging, ASME, EEP-Vol. 22, pp. 85-90, 1997.

81. Smith, C. S., "Piezoresistance Effect in Germanium and Silicon," Physical Review, Vol. 94, pp. 42-49, 1954.
82. Tufte, O. N., and Stezer, E. L., "Piezoresistive Properties of Silicon Diffused Layers," Journal of Applied Physics, Vol. 34(2), pp. 313-318, 1963.
83. Suhling, J. C., Beaty, R. E., Jaeger, R. C., and Johnson, R. W., "Piezoresistive Sensors for Measurement of Thermally-Induced Stresses in Microelectronics," Proceedings of the 1991 Spring Conference of the Society for Experimental Mechanics, pp. 683-694, Milwaukee, WI, June 10-13, 1991.
84. Suhling, J. C., Carey, M. T., Johnson, R. W., and Jaeger, R. C., "Stress Measurement in Microelectronic Packages Subjected to High Temperature," in Manufacturing, Processes and Materials Challenges in Microelectronic Packaging, ASME, EEP-Vol. 1, pp. 143-152, 1991.
85. Kanda, Y., "A Graphical Representation of the Piezoresistance Coefficients in Silicon," IEEE Transactions on Electron Device, Vol. 29(1), pp. 64-70, 1982.
86. Yamada, K., Nishihara, M., Shimada, S., Tanabe, M., Shimazoe, M., and Matsouka, Y., "Nonlinearity of the Piezoresistance Effect of P-Type Silicon Diffused Layers," IEEE Transactions on Electron Devices, Vol. 29(1), pp. 71-77, 1982.
87. Dally, J. W., and Riley, W. F., Experimental Stress Analysis, McGraw-Hill, 1965.
88. Bittle, D. A., Piezoresistive Stress Sensors for Integrated Circuits, M.S. Thesis, Auburn University, Auburn, AL, 1990.
89. Kang, Y., Piezoresistive Stress Sensors for Advanced Semiconductor Materials, Ph.D. Dissertation, Auburn University, Auburn, AL, 1997.
90. Suhling, J. C., and Jaeger, R. C., "Silicon Piezoresistive Stress Sensors and Their Application in Electronic Packaging," IEEE Sensors Journal, Vol. 1(1), pp. 14-30, 2001.
91. Suhling, J. C., Jaeger, R. C., Lin, S. T., Moral, R. J., and Zou, Y., "Measurement of the Complete Stress State in Plastic Encapsulated Packages," Proceedings of INTERpack '97, pp. 1741-1750, Kohala, HI, June 15-19, 1997.
92. Suhling, J. C., Jaeger, R. C., Wilamowski, B. M., Lin, S. T., Mian, A. K. M., and Cordes, R. A., "Design and Calibration of Optimized (111) Silicon Stress Sensing Test Chips," Proceedings of INTERpack '97, pp. 1723-1730, Kohala, HI, June 15-19, 1997.
93. Suhling, J. C., Jaeger, R. C., and Ramani, R., "Stress Measurement Using 0-90 Piezoresistive Rosettes on (111) Silicon," Proceedings of the 1994 International Mechanical Engineering Congress and Exposition, Chicago, IL, AMD-Vol. 195, pp. 65-73, 1994.

94. Spencer, J. L., Schroen, W. H., Bednarz, G. A., Bryan, J. A., Metzgar, T. D., Cleveland, R. D., and Edwards, D. R., "New Quantitative Measurements of IC Stress Introduced by Plastic Packages," Proceedings of the 19th Annual Reliability Physics Symposium, IEEE, pp. 74-80, 1981.
95. Edwards, D. R., Heinen, K. G., Bednarz, G. A., And Schroen, W. H., "Test Structure Methodology of IC Package Material Characterization," Proceedings of the 33rd Electronic Components Conference, IEEE, pp. 386-393, 1983.
96. Gee, S. A., Akylas, V. R., and van den Bogert, W. F., "The Design and Calibration of a Semiconductor Strain Gauge Array," Proceedings on Microelectronic Test Structures, IEEE, pp. 185-191, Long Beach, CA, Feb. 22-23, 1988.
97. Gee, S. A., van den Bogert, W. F., and Akylas, V. R., "Strain-Gauge Mapping of Die Surface Stresses," IEEE Transactions on Components, Hybrids, and Manufacturing Technology, Vol. 12(4), pp. 587-593, 1989.
98. Nguyen, L. T., Gee, S. A., and van Den Bogert, W. F., "Effects of Configuration on Plastic Packages Stress," Journal of Electronic Packaging, Vol. 113(4), pp. 397-404, 1991.
99. van Gestel, H. C. J. M., van Gemert, L., and Bagerman, E., "On-Chip Piezoresistive Stress Measurement and 3D Finite Element Simulations of Plastic DIL 40 Packages using Different Materials," Proceedings of the 43th Electronic Components and Technology Conference, pp. 124-133, Orlando, FL, June 1-4, 1993.
100. van Gestel, R., Reliability Related Research on Plastic IC-Packages: A Test Chip Approach, Ph.D. Thesis, Delft Technical University, Delft University Press, 1994.
101. Natarajan, B., and Bhattacharyya, B., "Die Surface Stresses in a Molded Plastic Package," Proceedings of the 36th Electronic Components Conference, IEEE, pp. 544-551, 1986.
102. Miura, H., Nishimura, A., kawai, S., and Nishi, K., "Development and Application of Stress-Sensing Test Chip for IC Plastic Packages," Transactions of the Japan Society of Mechanical Engineers, Vol. 53(493-A), pp. 1826-1832, 1987.
103. Miura, H., Nishimura, A., Kawai, S., and Nishi, K., "Residual Stress in Resi-Molded IC Chips," Transactions of the Japan Society of Mechanical Engineers, Vol. 55(516-A), pp. 1763-1770, 1989.
104. Miura, H., Nishimura, A., Kawai, S., and Murakami, G., "Structural Effect of IC Plastic Package on Residual Stress in Silicon Chips," Proceedings of the 40th Electronic Components and Technology Conference, IEEE, pp. 316-321, Las Vegas, NV, May 20-23, 1990.
105. Miura, H., and Nishimura, A., "Device Characteristic Changes Caused by Packaging Stress," Mechanics and Materials for Electronic Packaging, ASME, AMD-Vol. 195, pp. 101-109, 1994.

106. Zou, Y., Suhling, J. C., Jaeger, R. C., Lin, S. T., Nguyen, L., and Gee, S., "Characterization of Plastic Packages Using (100) Silicon Stress Test Chips," Application of Experimental Mechanics to Electronic Packaging - 1997, ASME, EEP-Vol. 22, pp. 15-21, 1997.
107. Sweet, J. N., Peterson, D. W., and Emerson, J. A., "Liquid Encapsulant and Uniaxial Calibration Mechanical Stress Measurement with the ATC04 Assembly Test Chip," Proceedings of the 44th Electronic Components and Technology Conference, pp. 750-757, Washington, DC, May 1-4, 1994.
108. Sweet, J. N., Peterson, D. W., Emerson, J. A., and Mitchell, R. T., "Liquid Encapsulant Stress Variations as Measured with the ATC04 Assembly Test Chip," Proceedings of the 45th Electronic Components and Technology Conference, pp. 294-300, Las Vegas, NV, May 21-24, 1995.
109. Sweet, J. N., Peterson, D. W., Emerson, J. A., and Burchett, S. N., "Experimental Measurements and Finite Element Calculation for Liquid Encapsulated ATC04 Assembly Test Chips," Applications of Experimental Mechanics to Electronic Packaging, ASME, EEP-Vol. 13, pp. 79-94, 1995.
110. Sweet, James N., Peterson, David W., and Hsia, Alex H., "Design and Experimental Evaluation of a 3rd Generation Addressable CMOS Piezoresistive Stress Sensing Test Chip," Proceeding of InterPack'99, pp. 205-213, Lahaina, HI, June 13-19, 1999.
111. Skipor, A F., Baird, J., Jeffery, D., Ommen, D., and Westlake, M., "Experimental Validation and Finite Element Simulation of a 64 Lead TQFP and a 68 Lead PLCC," Sensors in Electronic Packaging, ASME, MED-Vol. 3, pp. 1-9, San Francisco, CA, 1995.
112. Lo, T. C. P., Chan, P. C. H., and Tang, Z., "Design And Characterization of a Micro Strain Gauge," Proceedings of the 1995 IEEE Region 10 International Conference on Microelectronics and VLSI, TENCON'95, pp. 36-39, Hong Kong, 1995.
113. Lo, T. C. P., and Chan, P. C. H., "Design and Calibration of a 3-D Micro-Strain Gauge for In Situ on Chip Stress Measurements," Proceedings of the 1996 IEEE International Conference on Semiconductor Electronics, ICSE, pp 252-255, Penang, Malaysia, 1996.
114. Bossche, A., "On-Chip Stress, Metal Deformation and Moisture Measurements," Microelectronics and Reliability, Vol. 32(11), pp. 1633-1637, 1992.
115. Bossche, A., and Mollinger, J. R., "Calibration Procedure for Piezoresistance Coefficients of Polysilicon Sheets and Application to a Stress Test Chip," Sensors & Actuators A-Physical, Vol. 62(1-3), pp. 475-479, 1997.

116. Ducos, C. S., Christophe, E., Fremont, H., Kaoua, G., Pellet, C., and Danto, Y., "Evaluation of Stresses in Packaged ICs by In Situ Measurements with an Assembly Test Chip and Simulation," Microelectronics and Reliability, Vol. 37(10-11), pp. 1795-1798, 1997.
117. Nysaether, J. B., Larsen, A., Liverod, B., and Ohlckers, P., "Structures For Piezoresistive Measurement of Package Induced Stress in Transfer Molded Silicon Pressure Sensors," Microelectronics & Reliability, Vol. 38(6-8), pp. 1271-1276, 1998.
118. Nysaether, J. B., Larsen, A., Liverod, B., and Ohlckers, P., "Measurement Of Package-Induced Stress And Thermal Zero Shift In Transfer Molded Silicon Piezoresistive Pressure Sensors," Journal of Micromechanics and Microengineering, Vol. 8(2), pp. 168-171, 1998.
119. Rey, P., Woirgard, E., Thebaud, J -M., and Zardini, C., "Evaluation of the Creep of the Sn62Pb36Ag2 Solder Alloy by the Measurement of the Stresses in a Silicon Die," IEEE Transactions on Components, Packaging, and Manufacturing Technology Part A, Vol. 21(2), pp. 365-372, 1998.
120. Palmer, D. W., Benson, D. A., Peterson, D. W., and Sweet, J. N., "IC Chip Stress During Plastic Package Molding," Proceedings 48th Electronic Components and Technology Conference, pp. 1326-1331, 1998.
121. Thomas, C. E., Bright, W. T., and Kenyon, E. A., "Stress Comparison of TBGA, MBGA, and ViperBGA™ Using the PAQC Chip," Proceedings of MCM '98, IMAPS, pp. 399-404, Denver, CO, April 15-17, 1998.
122. Caruso, S., Frisina, F., Zafarana, R., and Raciti, A., "Induced Stresses on Silicon Die by the Molding Process: Experimental Investigation by Piezoresistive Elements in Case of a Power Device Package," IAS Annual Meeting (IEEE Industry Applications Society), IEEE, pp. 2996-3002, 2000.
123. Jia, S., Zhu, H., and Luo, Y., "Study and Application of Piezoresistive Stress Test Chip for IC packages," Chinese Journal of Semiconductors, Vol. 19(11), pp. 812-817, 1998.
124. Mayer, M., Schwizer, J., Paul, O., Bolliger, D., and Baltes, H., "In-situ Ultrasonic Stress Measurements During Ball Bonding Using Integrated Piezoresistive Microsensors," Proceeding of InterPack'99, pp. 973-978, Lahaina, HI, June 13-19, 1999.
125. Schwizer, J., Mayer, M., Bolliger, D., Paul, O., and Baltes, H., "Thermosonic Ball Bonding: Friction Model Based on Integrated Microsensor Measurements," Proceedings of the IEEE/CPMT International Electronics Manufacturing Technology (IEMT) Symposium, pp. 108-114, Austin, TX, October 18-19, 1999.
126. Mayer, M., Paul, O., and Baltes, H., "Complete Set of Piezoresistive Coefficients of CMOS n Plus-diffusion," Journal of Micromechanics and Microengineering, Vol. 8(2), pp. 158-160, 1998.

127. Lwo, B., Kao, C., Chen, T., and Chen, Y., "On the Study of Piezoresistive Stress Sensors for Microelectronic Packaging," Journal of Electronic Packaging, Vol. 124(1), pp. 22-26, 2002.
128. Lwo, B., Chen, T., Kao, C., and Lin, Y., "In-plane Packaging Stress Measurements through Piezoresistive Sensors," Journal of Electronic Packaging, Vol. 124(2), pp. 115-121, 2002.
129. van den Bogert, W., Molter, M., Bolton, D., Gee, S., and Akylas, V., "Thermal Stress in Epoxy Molding Compounds and Packaged Devices," Proceedings of the ACS Division of Polymeric Materials: Science and Engineering, Vol. 59, pp. 642-646, 1988.
130. Kitoh, M., Yokono, H., Shibata, N., and Suzuki, K., "Structural Effects of Encapsulated Components on Internal Stresses in Epoxy Resin Castings," Proceeding of 17th Annual Reliability Physics Symposium, pp. 308-311, 1979.
131. Slattery, O., Hayes, T., Lawton, W., Kelly, G., Lyden, C., Barrett, J., and O'Mathuna, C., "Methods of Analysing Thermomechanical Stress in Plastic Packages for Integrated Circuits," Journal of Materials Processing Technology, Vol. 54(1-4), pp. 199-204, 1995.
132. Mei, Y. H., Liu, S., and Suhir, E., "Parametric Study of a VLSI Plastic Package Subjected to Encapsulation, Moisture Absorption and Solder Reflow Process," Proceedings of the 1995 ASME International Mechanical Engineering Congress and Exposition, pp. 159-174, San Francisco, CA, 1995.
133. Voloshin, A. S., Tsao, P., Polak, A., J., and Baker, T., L., "Analysis of Environment Induced Stresses in Silicon Sensors," Proceedings of INTERpack'95, EEP Vol. 10(1), pp. 489-492, 1995.
134. Tsao, P., and Voloshin, A. S., "Manufacturing Stresses in Die Due to Die Attach Process," Proceedings of the 44th Electronic Components and Technology Conference, IEEE, pp. 255-259, 1994.
135. Bjorneklett, A., Tuhus, T., Halbo, L., and Kristiansen, H., "Thermal Resistance, Thermomechanical Stress and Thermal Cycling Endurance of Silicon Chips Bonded with Adhesives," Proceedings of the Ninth Annual IEEE Semiconductor Thermal Measurement and Management Symposium, pp. 136-143, Austin, TX, 1993.
136. Alpern, P., Selig, O., and Tilgner, R., "On the Role Of Adhesion in Plastic Packaged Chips under Thermal Cycling Stress," Proceedings of the 42nd Electronic Components and Technology Conference, pp. 926-929, San Diego, CA, 1992.
137. Peterson, D. W., Sweet, J. N., Burchett, S. N., and Hsia, A., "Stresses from Flip-Chip Assembly and Underfill: Measurements with the ATC4.1 Assembly Test Chip and Analysis by Finite Element Method," Proceedings of 47th Electronic Components and Technology Conference, pp. 134-143, 1997.

138. Nysaether, J. B., Lundström, P., and Liu, J., "Piezoresistive Measurement of Mechanical Stress in Epoxy Underfilled Flip-Chip-on-Board (FCOB) Devices," Proceedings of INTERpack '97, pp. 185-191, Kohala, HI, June 15-19, 1997.
139. Palaniappan, P., and Baldwin, D. F., "In Process Stress Analysis of Flip Chip Assemblies During Underfill Cure," Microelectronics and Reliability, Vol. 40(7), pp. 1181-1190, 2000.
140. Palaniappan, P., and Baldwin, D. F., "Preliminary in Process Stress Analysis of Flip Chip Assemblies during Thermal Cycling," Thermo-Mechanical Characterization of Evolving Packaging Materials and Structures, ASME, EEP Vol. 24, pp. 101-106, Anaheim, CA, 1998.
141. Palaniappan, P., Selman, P. J., Baldwin, D., Wu, J., and Wong, C. P., "Correlation of Flip Chip Underfill Process Parameters and Material Properties with In-Process Stress Generation," IEEE Transactions on Electronics Packaging Manufacturing, Vol. 22 (1), pp. 53-62, 1999.
142. Suhling, J. C., Johnson, R., Mian, A. K. M., Rahim, M., Zou, Y., Ellis, C., Ragam, S., Palmar, M., and Jaeger, R., "Measurement of Backside Flip Chip Die Stresses using Piezoresistive Test Die," Proceedings of the 32nd International Symposium on Microelectronics, IMAPS, pp. 298-303, Chicago, IL, October 26-28, 1999.
143. Rahim, M. K., Suhling, J. C., Copeland, S., Jaeger, R. C., Lall, P., and Johnson, R. W., "Characterization of Die Stresses in Flip Chip on Laminate Assemblies Using (111) Silicon Stress Test Chips," Proceedings of the 53rd Electronic Components and Technology Conference, pp. 905-919, New Orleans, LA, May 27-30, 2003.
144. Rahim, M. K., Suhling, J. C., Copeland, S., Jaeger, R. C., Lall, P., and Johnson, R. W., "Measurement of Thermally Induced Die Stresses in Flip Chip on Laminate Assemblies," Proceedings of IThERM 2004, pp. 1-12, Las Vegas, NV, June 1-4, 2004.
145. Schwizer, J., Song, W. H., Mayer, M., Brand, O., and Baltes, H., "Packaging Test Chip for Flip-Chip and Wire Bonding Process Characterization," Proceedings of the 12th International Conference on Transducers, Solid-State Sensors, Actuators and Microsystems, pp. 440 - 443, Boston, MA, June 8-12, 2003.
146. Qi, J., Johnson, R. W., Yaeger, E., Konarski, M., Doody, T., Szczepaniak, Z. A., and Crane, L., "Flip Chip on Laminate Manufacturability," Proceedings of the 1998 International Conference on Multichip Modules and High Density Packaging (MCM '99), pp. 345-352, Denver, CO, April 6-9, 1999.
147. Wang, L., and Wong, C. P., "Recent Advances in Underfill Technology for Flip-Chip, Ball Grid Array, and Chip Scale Package Applications," Proceedings of 2000 International Symposium on Electronic Materials and Packaging, pp. 224-231, November 30 - December 2, 2000.

148. Okura, J. H., Darbha, K., Shetty, S., Dasgupta, A., Caers, J. F. J. M., "Guidelines to Select Underfills for Flip Chip on Board Assemblies," Proceedings of the 49th Electronic Components and Technology Conference, IEEE, pp. 589-594, June 1-4, 1999.
149. Luo, S., Harris, T., and Wong, C. P., "Study on Surface Tension and Adhesion for Flip Chip Packaging," Proceedings of 2001 International Symposium on Advanced Packaging Materials, pp. 299-304, March 11-14, 2001.
150. Dai, X., Mar, R. T., Jiang, N., and Ho, P. S., "Thermomechanical Deformation and Interfacial Adhesion in Underfilled Flip-Chip Packages," Proceedings of the 1998 Surface Mount International Conference, pp. 281-287, San Jose, CA, August 25-27, 1998.
151. Chen, L., Zhang, Q., Wang, G., Xie, X., Cheng, Z., "The Effects of Underfill and its Material Models on Thermomechanical Behaviors of a Flip Chip Package," IEEE Transactions on Advanced Packaging, Vol. 24(1), pp. 17-24, 2001.
152. Ernst, L. J., Yang, D. G., Jansen, K. M. B., van Hof, C., Zhang, G. Q., and van Driel, W. D., "On the Effect of Cure-Residual Stress on Flip Chip Failure Prediction," Proceedings of the 2002 Electronics Packaging Technology Conference, pp. 398-403, December 10-12, 2002.
153. Ernst, L. J., Hof, C., Yang, D. G., Kiasat, M. S., Zhang, G. Q., Bressers, H. J. L., Caers, J. F. J., den Boer, A. W. J., and Janssen, J., "Determination of Visco-Elastic Properties During the Curing Process of Underfill Materials," Proceedings of the 50th Electronic Components and Technology Conference, pp. 1070-1077, Las Vegas, NV, May 21-24, 2000.
154. Yang, D. G., Zhang, G. Q., Ernst, L. J., Caers, J. F. J., Bressers, H. J. L., and Janssen, J., "Investigation on Flip Chip Solder Fatigue with Cure-Dependent Underfill Properties," IEEE Transactions on Components and Packaging Technologies, Vol. 26(2), pp. 388-398, 2003.
155. Yang, D. G., Zhang, G. Q., van Driel, W., Bressers, H. J. L., Ernst, L. J., "Parameter Sensitivity Study of Cure-Dependent Underfill Properties on Flip Chip Failures," Proceedings of the 52nd Electronic Components and Technology Conference, pp. 865-872, San Diego, CA, May 28-31, 2002.
156. Islam, M. S., Suhling, J. C., Lall, P., Xu, B., and Johnson, R. W., "Measurement and Modeling of the Temperature Dependent Material Behavior of Underfill Encapsulants," Proceedings of the 53rd Electronic Components and Technology Conference, pp. 1636-1643, New Orleans, LA, May 27-30, 2003.
157. Hu, K. X., Yeh, C. P., Doot, B., Skipor, A. F., and Wyatt, K. W., "Die Cracking in Flip Chip-on-Board Assembly," Proceedings of the 45th Electronic Components & Technology Conference, pp. 293-304, Las Vegas, NV, May 21-24, 1995.

158. Mercado, L. L., and Sarihan, V., "Evaluation of Die Edge Cracking in Flip-Chip PBGA Packages," IEEE Transactions on Components and Packaging Technologies, Vol. 26(4), pp. 719-723, 2003.
159. Chengalva, M. K., "Flip Chip Die Cracking - A Simplified Approach Utilizing Experimentation and Simulations," Proceedings of IThERM 2002, pp. 876-883, San Diego, CA, May 29 - June 1, 2002.
160. Michaelides, S., and Sitaraman, S. K., "Die Cracking and Reliable Die Design for Flip-Chip Assemblies," IEEE Transactions on Advanced Packaging, Vol. 22(4), pp. 602-613, 1999.
161. Shim, J., Ahn, E., Cho, T., Moon, H., Chung, T., Lyu, J., Kwon, H., Kang, S., and Oh, S., "Mechanisms of Die and Underfill Cracking in Flip Chip PBGA Package," Proceedings of the 2000 International Symposium on Advanced Packaging Materials, pp. 201-205, March 6-8, 2000.
162. Hanna, C. E., Michaelides, S., Palaniappan, P., Baldwin, D. F., and Sitaraman, S. K., "Numerical and Experimental Study of the Evolution of Stresses in Flip Chip Assemblies During Assembly and Thermal Cycling," Proceedings of the 49th Electronic Components and Technology Conference, IEEE, pp. 1001-1009, June 1-4, 1999.
163. Peterson, D. W., Burchett, S. N., Sweet, J. N., and Mitchell, R. T., "Calculation and Validation of Thermomechanical Stresses in Flip Chip BGA Using the ATC4.2 Test Vehicle," Proceedings of the 49th Electronic Components and Technology Conference, IEEE, pp. 1241-1248, June 1-4, 1999.
164. Cordes, R. A., Suhling, J. C., Kang, Y., and Jaeger, R. C., "Optimal Temperature Compensated Piezoresistive Stress Sensor Rosettes," in the Proceedings of the Symposium on Applications of Experimental Mechanics to Electronic Packaging, ASME, EEP-Vol. 13, pp. 109-116, 1995.
165. Suhling, J. C., Lin, S. T., Moral, R. J., Johnson, R. W., and Jaeger, R. C., "Measurement of Die Stress in Advanced Electronic Packaging for Space and Terrestrial Applications," Proceedings of STAIF-97, American Institute of Physics Conference Proceedings #387, pp. 819-824, Albuquerque, NM, January 26-30, 1997.
166. Zou, Y., Suhling, J. C., Johnson, R. W., and Jaeger, R. C., "Complete Stress State Measurements in Chip on Board Packages," Proceedings of MCM '98, IMAPS, pp. 425-435, Denver, CO, April 15-17, 1998.
167. Zou, Y., Suhling, J. C., Johnson, R. W., Jaeger, R. C., and Mian, A. K. M., "In-Situ Stress State Measurements During Chip-on-Board Assembly," IEEE Transactions on Electronics Packaging Manufacturing, Vol. 22(1), pp. 38-52, 1999.

168. Zou, Y., Suhling, J. C., Jaeger, R. C., Lin, S. T., Benoit, J. T., and Grzybowski, R. R., "Die Stress Measurements Using High Temperature Die-Attachment Materials," Thermo-Mechanical Characterization of Evolving Packaging Materials and Structures, ASME, EEP-Vol. 24, pp. 107-117, Anaheim, CA, 1998.
169. Zou, Y., Suhling, J. C., Jaeger, R. C., Lin, S. T., Benoit, J. T., and Grzybowski, R. R., "Die Surface Stress Variation During Thermal Cycling and Thermal Aging Reliability Tests," Proceedings of the 49th Electronic Components and Technology Conference, pp. 1249-1260, San Diego, CA, June 1-4, 1999.
170. Zou, Y., Johnson, R. W., Suhling, J. C., Jaeger, R. C., Harris, J., Kromis, C., Ahmad, I., Tucker, D., and Fathi, Z., "Comparison of Die Level Stresses in Chip-on-Board Packages Processed with Convection and Variable Frequency Microwave Encapsulant Curing," Proceedings of the 1999 International Conference on Multichip Modules and High Density Packaging (MCM '99), pp. 77-86, Denver, CO, April 1-4, 1999.
171. Fan, X.-J., Wang, H. B., and Lim, T. B., "Investigation of the Underfill Delamination and Cracking in Flip-Chip Modules Under Temperature Cyclic Loading," IEEE Transactions on Components and Packaging Technologies, Vol. 24(1), pp. 84-91, 2001.
172. Mercado, L. L., Sarihan, V., and Hauck, T., "An Analysis of Interface Delamination in Flip-Chip Packages," Proceedings of the 50th Electronic Components and Technology Conference, pp. 1332-1337, Las Vegas, NV, May 21-24, 2000.
173. Cheng, Z., Xu, B., Zhang, Q., Cai, X., Huang, W., and Xie, X., "Underfill Delamination Analysis of Flip Chip on Low-Cost Board," International Symposium on Electronic Materials and Packaging (EMAP), pp. 280-285, November 19-22, 2001.
174. Cheng, Z., "Lifetime of Solder Joint and Delamination in Flip Chip Assemblies," Proceedings of the 2004 International Conference on the Business of Electronic Product Reliability and Liability, pp. 174-186, IEEE, 2004.
175. Pang, H. L. J., Zhang, X. R., Shi, X. Q., and Wang, X. P., "Modeling Interface Fracture in Flip Chip Assembly," Proceedings of the 52nd Electronic Components and Technology Conference, pp. 1757-1761, San Diego, CA, May 28-31, 2002.
176. Zhai, C. J., Sidharth, Blish, R. C., and Master, R. N., "Investigation and Minimization of Underfill Delamination in Flip Chip Packages," IEEE Transactions on Device and Materials Reliability, Vol. 4(1), pp. 86-91, 2004.
177. Jakschik, S., Feustel, F., Meusel, E., "Mechanism and Growth Rate of Underfill Delaminations in Flip Chips," Proceedings of the 51st Electronic Components and Technology Conference, pp. 98-103, Orlando, FL, May 29 - June 1, 2001.

178. Hirohata, K., Kawamura, N., Mukai, M., Kawakami, T., Aoki, H., and Takahashi, K., "Mechanical Fatigue Test Method for Chip/Underfill Delamination in Flip-Chip Packages," IEEE Transactions on Electronics Packaging Manufacturing, Vol. 25(3), pp. 217-222, 2002.
179. Nguyen, L., and Nguyen, H., "Effect of Underfill Fillet Configuration on Flip Chip Package Reliability," Proceedings of 2002 SEMI International Electronics Manufacturing Technology Symposium, pp. 291-303, July 17-18, 2002.
180. Beaty, R. E., Suhling, J. C., Moody, C. A., Bittle, D. A., Johnson, R. W., Butler, R. D., and Jaeger, R. C., "Calibration Considerations for Piezoresistive-Based Stress Sensors," Proceedings of the 40th Electronic Components and Technology Conference, IEEE, pp. 797-806, 1990.
181. Jaeger, R. C., Beaty, R. E., Suhling, J. C., Johnson, R. W., and Butler, R. D., "Evaluation of Piezoresistive Coefficient Variation in Silicon Stress sensors Using a Four-Point Bending Test Fixture," IEEE Transactions on Components, Hybrids, and Manufacturing Technology, Vol. 15(5), pp. 904-914, 1992.
182. Jaeger, R. C., Suhling, J. C., Carey, M. T., and Johnson, R. W., "A Piezoresistive Sensor Chip for Measurement of Stress in Electronic Packaging," Proceedings of the 43th Electronic Components and Technology Conference, IEEE, pp. 686-692, 1993.
183. Jaeger, R. C., Suhling, J. C., and Anderson, A. A., "A (100) Silicon Stress Test Chip with Optimized Piezoresistive Sensor Rosettes," Proceedings of 44th Electronic Components and Technology Conference, pp. 741-749, Washington, DC, May 1-4, 1994.
184. Jaeger, R. C., Suhling, J. C., Carey, M. T., and Johnson, R. W., "Off-Axis Piezoresistive Sensors for Measurement of Stress in Electronic Packaging," IEEE Transactions on Components, Hybrids, and Manufacturing Technology (CHMT-Advanced Packaging), Vol. 16(8), pp. 925-931, 1993.
185. Jaeger, R. C., Suhling, J. C., and Ramani, R., "Thermally Induced Errors in the Application of Silicon Piezoresistive Stress Sensors," in the Advances in Electronic Packaging 1993 - Proceedings of the 1993 ASME International Electronic Packaging Conference, pp. 457-470, Binghamton, NY, September 29-October 2, 1993.
186. Cordes, R. A., Wafer Level Calibration Of Piezoresistive Stress Sensors, M.S. Thesis, Auburn University, Auburn, AL, 1995.
187. Suhling, J. C., Jaeger, R. C., Kang, Y. L., and Cordes, R. A., "A New Wafer-Level Calibration Procedure for Piezoresistive Stress Sensors," Proceedings of the 1993 SEM Spring Conference on Experimental Mechanics, pp. 977-987, Dearborn, MI, June 7-9, 1993.

188. Suhling, J. C., Cordes, R. A., Kang, Y. L., and Jaeger, R. C., "Wafer-Level Calibration of Stress Sensing Test Chips," Proceedings of the 44th Electronic Components and Technology Conference, pp. 1058-1070, 1994.
189. Kang, Y., Mian, A. K. M., Suhling, J. C., and Jaeger, R. C., "Hydrostatic Response of Piezoresistive Stress Sensors," Application of Experimental Mechanics to Electronic Packaging - 1997, ASME, EEP-Vol. 22, pp. 29-36, 1997.
190. Lwo, B., and Wu, S., "Calibrate Piezoresistive Stress Sensors through the Assembled Structure," Journal of Electronic Packaging, Vol. 125(2), pp. 289-293, 2003.
191. Jaeger, R. C., Suhling, J. C., and Ramani, R., "Errors Associated with the Design and Calibration of Piezoresistive Stress Sensors in (100) Silicon," Proceedings of the ASME/JSME Joint Conference on Electronic Packaging, ASME, EEP-Vol. 1-1, pp. 447-456, Milpitas, CA, April 9-12, 1992.
192. Jaeger, R. C., Suhling, J. C., and Ramani, R., "Errors Associated with the Design, Calibration of Piezoresistive Stress Sensors in (100) Silicon," IEEE Transactions on Components, Packaging, and Manufacturing Technology - Part B: Advanced Packaging, Vol. 17(1), pp. 97-107, 1994.
193. Zou, Y., Application of Silicon Piezoresistive Stress Test Chips in Electronic Packages, Ph.D. Dissertation, Auburn University, Auburn, AL, 1999.
194. Rahim, M., Measurement of Stress in Electronic Packages using Piezoresistive Sensors, M.S. Thesis, Auburn University, Auburn, AL, 2004.
195. Lall, P., Islam, N., Rahim, K., Suhling, J., and Gale, S., "Leading Indicators-of-Failure for Prognosis of Electronic and MEMS Packaging," to Appear in the Proceedings of the 54th Electronic Components and Technology Conference, Las Vegas, NV, June 1-4, 2004.
196. Rahim, M. K., Suhling; J. C., Jaeger, R. C., and Lall, P., "Fundamentals of Delamination Initiation and Growth in Flip Chip Assemblies," Proceedings of The 55th Electronic Components and Technology Conference, May 31- June 3, Lake Buena Vista, FL, 2005.
197. Abdel-Hady, H., Ma, H., Suhling, J. C., Islam, M. S., and Lall, P., "Measurement of the Constitutive Behavior of Lead Free Solders," Proceedings of the 10th International Congress on Experimental Mechanics, Paper #345, pp. 1-5, Costa Mesa, CA, June 7-10, 2004.
198. Copeland, D. S., Rahim, M. K., Suhling; J. C., Jaeger, R. C., and Lall, P., "Ultra-High Reliability Flip Chip on Laminate For Harsh Environments," Proceedings of The 55th Electronic Components and Technology Conference, May 31- June 3, Lake Buena Vista, FL, 2005.

199. Copeland, D. S., Rahim, M. K., Islam, M. S., Suhling, J. C., Jaeger, R. C., and Lall, P., "Material Characterization and Die Stress Measurement of Low Expansion PCB for Extreme Environments," Proceedings of 2005 IEEE Aerospace Conference, March 5-12, Big Sky, MT, 2005.