- AUETD Home
- Browsing by Author
Browsing by Author "Luo, Zeshi"
Now showing items 1-1 of 1
- Sort by:
- title
- issue date
- submit date
- Order:
- ascending
- descending
- Results:
- 5
- 10
- 20
- 40
- 60
- 80
- 100
Diagnostic Test Generation for Path Delay Faults in a Scan Circuit
Luo, Zeshi (2015-07-24)
With the increase of density, speed and test time of large VLSI circuits, man-
ufacturers are eager to nd e cient ways to bring up yields. Often, VLSI testing
only tells if a circuit is faulty but is unable to locate ...