- AUETD Home
- Browsing by Author
Browsing by Author "Venkataramani, Praveen"
Now showing items 1-1 of 1
- Sort by:
- title
- issue date
- submit date
- Order:
- ascending
- descending
- Results:
- 5
- 10
- 20
- 40
- 60
- 80
- 100
Reducing ATE Test Time by Voltage and Frequency Scaling
Venkataramani, Praveen (2014-03-20)
During wafer sort, the fabricated chips are subjected to tests that verify if they meet the design specification. Test application time plays a critical role while verifying large volume of dice in a given period of time. ...