This Is AuburnElectronic Theses and Dissertations

Show simple item record

A Parallel Implementation of Fault Simulation on a Cluster of Workstations


Metadata FieldValueLanguage
dc.contributor.advisorLee, Soo-Young
dc.contributor.advisorDai, Fa Fosteren_US
dc.contributor.advisorWu, Chwan-Hwa 'John'en_US
dc.contributor.authorHan, Kyungen_US
dc.date.accessioned2008-09-09T21:20:31Z
dc.date.available2008-09-09T21:20:31Z
dc.date.issued2006-12-15en_US
dc.identifier.urihttp://hdl.handle.net/10415/615
dc.description.abstractParallel simulation on a cluster workstations is one method by which fault simulation time for large circuits can be reduced significantly. To get near-linear speedups from parallel processing, parallelization methods should result in an even computational load distribution among processors in a cluster workstations. Fault simulation can be parallelized by partitioning fault list, the test vector or both. In the thesis, parallel fault simulation algorithm called PAUSIM has been developed. This algorithm consists of logic simulation and two steps of fault simulation for sequential logic circuits. Compared to the other algorithms, PAUSIM-CY avoids redundant work by a judicious task decomposition. Also, it adopts a cyclic fault partitioning method based on the LOG partitioning and local redistribution, resulting in a well-balanced load distribution. The parallel implementations were done using the MPI library on a cluster of workstations. The results show a significant speed-up by PAUSIM-CY over other existing parallel algorithms.en_US
dc.language.isoen_USen_US
dc.subjectElectrical and Computer Engineeringen_US
dc.titleA Parallel Implementation of Fault Simulation on a Cluster of Workstationsen_US
dc.typeThesisen_US
dc.embargo.lengthNO_RESTRICTIONen_US
dc.embargo.statusNOT_EMBARGOEDen_US

Files in this item

Show simple item record