This Is AuburnElectronic Theses and Dissertations

Analysis and Improvement of Virtex-4 Block RAM Built-In Self-Test and Introduction to Virtex-5 Block RAM Built-In Self-Test




Garrison, Brooks

Type of Degree



Electrical Engineering


A reliable method for testing embedded memories within Virtex-4 and Virtex-5 Field-Programmable Gate Arrays (FPGAs) is needed by the current FPGA community. A method for testing the Virtex-4 embedded Block Random Access Memories (RAMs) using Built-In Self-Test (BIST) was initially proposed by Milton. However, this method was found to have deficiencies in practical application. Several corrections and improvements are made to this proposed approach, which improve overall BIST generation and execution time. A method for testing the Virtex-5 FPGA Block RAMs is proposed and the suggested configuration settings are described. Four Test Pattern Generators (TPGs) are proposed to implement the BIST, which will consist of 16 BIST configuration bit files and subsequent execution of their associated BIST sequences.