Phase Locked Loop Analysis and Design

Abstract

The components of the phase locked loop (PLL) circuit discussed in this thesis are designed for use in a transmit receive (TR) module contracted out to Auburn University by United States Space and Missile Defense (USSMDC) based in Huntsville, AL. IBMs SiGe 8hp technology is considered to be on the cutting edge of the radio-frequency integrated circuit design world, and was needed to meet the constraints set forth by the objectives of the TR module. There will be a brief introduction to PLLs, followed by a more in-depth look at architectures chosen for use. This will be followed by simulations and comparisons of the architecture blocks used and how they interact with other blocks.