Skip to Navigation
Auburn University Homepage
A-Z Index | Map | People Finder
Auburn University Logo
Electronic Theses and Dissertations
Skip to Main Content
Main Navigation 
  • AUETD Home
  • Graduate School
JavaScript is disabled for your browser. Some features of this site may not work without it.
View Item 
  •   AUETD Home
  • View Item
  •   AUETD Home
  • View Item

Analysis and Implementation of Built-In Self-Test for Block Random Access Memories in Virtex-5 Field Programmable Gate Arrays

View/Open
Extracted text (117.0Kb)
Entire Document (1.933Mb)
Date
2011-07-18
Author
Dailey, Justin
Type of Degree
thesis
Department
Electrical Engineering
Metadata
Show full item record
Abstract
In order to ensure the proper operation of the embedded Block Random Access Memories (BRAMs) in Xilinx Virtex-5 Field-Programmable Gate Arrays (FPGAs) a dependable and resource efficient test is needed so that the integrity of the memory can be guaranteed in a timely manner. The approach that is described in this thesis is based on a Built-In Self-Test (BIST) approach initially proposed by Garimella for Xilinx Virtex-1 and Virtex-2 FPGAs. It was later expanded upon by Milton for Xilinx Virtex-4 FPGAs. The work was continued by Garrison for Virtex-4 in order to improve BIST generation and execution time. Garrison also proposed a design for BRAM BIST for Virtex-5 FPGAs. Garrison’s proposal for Virtex-5 FPGAs is expanded upon and implemented in this thesis.
Files
Name:
Justin Dailey - Thesis.pdf.txt  
Size:
117.0Kb
Name:
Justin Dailey - Thesis.pdf  
Size:
1.933Mb
URI
http://hdl.handle.net/10415/2674

Browse

All of AUETDBy Issue DateAuthor / AdvisorTitlesDepartments

My Account

Login

Auburn University Libraries | 231 Mell Street | Auburn, Alabama 36849 | (334) 844-4500 or (800) 446-0387 |

 

Auburn University |Auburn, Alabama 36849 |(334) 844-4000 |

Website Feedback |Privacy |Copyright ©